


Introduction :

Verilog HDL is a hardware description language that can be used to model a digital system at many levels of abstraction ranging from an algorithm level to the switch level.


- * The Verilog HDL language was first developed by Gateway Design Automation (it's acquired by Cadence Design Systems) in 1983 as a hardware modelling language for their Simulator product.
- * OVI → Open Verilog International → IEEE Standard.
Now its standard is called IEEE Std 1364-1995.

Levels of Design Description

- Algorithmic level (math-like C-code)
- RTL level (Boolean Expr.)
- Gate level (with Basic gates)
- Switch level (with CMOS transistors)

Design Y-Diagram

Domains of Description and Abstraction levels



System level :-

A behaviour of a system is described by a set of performance specification, which defines the required operational characteristics for the system.

- * The corresponding structural description contains the components which are required to realize the system.
ex: processors, Memories, Controllers, Buses.
- * In physical domain, the physical partitions of the system are defined.
eg: cabinet, rack, PCB and chip partitions.

Algorithmic level

- * A behavioural description would define the process to be executed concurrently by the system - this would include the algorithm performed by each process, together with its associated data structures and procedures.
- * In structural domain, the sub sys would represent the individual processes.
- * The physical description would contain clusters of functionally related HW sub-sys.

Micro Architecture level (Register Transfer level)

- * A behavioural description defines a set of data manipulation operations, and data transfer b/w registers - the data path - together with the ordering of the operations and transfers - the control paths.
- * In structural description defines the abstract implementation with a set of functional components.
 - Ex: ALUs, adders, MUXs, PLAs, ROMs, and registers.
- * Separate structural descriptions would be given for the data path and their ~~controlling~~ corresponding control path.
- * The physical description would depend on the target implementation.
 - Ex: gate arrays (or) standard cell.
 - It may be possible to implement the structural description, (or part of it), directly in silicon using library cells & D module generators.

Logic level

- * A behavioural description would define switching ckt's, expressed in terms of combinatorial logic functions, together with finite state m/c.
- * A structural description would consist of a netlist of gates, flipflops, and registers.
- * In the physical domain, the structural description for an ASIC would be realised directly in silicon by predefined library cells.
 - In addition, the chip floorplan - a geometrical arrangement of interconnected cells - would be derived.

Circuit level

- * In behavioural domain, the behaviour of a library cells would be given in terms of its d.c and a.c electrical characteristics.
- * In structural domain, transistor n/w for each cell, specific to the implementation technology, would be defined.
- * The physical description would define cell layouts in terms of their physical geometry.

NOTE: ASIC designers are not normally concerned with this level — they stop at the logic level.

Points

- * The behavioural domain describes the functionality of a system in implementation independent manner.
- * The structural domain defines a n/w of abstract components that realise the specified behaviour in implementation independent manner.
- * The physical domain describes the actual realisation of the system in implementation independent manner.

Verilog HDL levels of Design Description

Prerequisite

The HDL languages contains four levels of abstraction.

- 1) Behavioral (or) algorithmic level.
- 2) Data flow
- 3) Gate level
- 4) Switch level.

① Behavioral level :-

- * This is highest level of abstraction provided by Verilog HDL.
- * A module can be implemented in terms of the desired design algorithm without concern for the hardware implementation details.
- * Designing at this level is very similar to C language programming.

② Dataflow level :-

- * At this level the module is designed by specifying the data flow.
- * The designer is aware of how data flows from HW registers and how the data is processed in the design.

③ Gate level :-

- * The module is implemented in terms of logic gates and interconnects for these gates.
- * Design at this level is similar to describing a design in terms of a gate-level logic diagram.


④ Switch level :-

- * This is the lowest level of abstraction provided by Verilog.
- * A module can be implemented in terms of switches, storage nodes, and the interconnections b/w them.
- * Design at this level requires knowledge of switch level implementation details.

- Verilog allows the designer to mix and match all four levels of abstraction in a design.
- In the digital design community, the term RTL (register-transfer level) is frequently used for a Verilog Description that uses a combination of behavioral and dataflow constructs and is acceptable to logic synthesis tools.
- The Design Engineers, most modules are replaced with the gate-level implementations.
- The higher level of abstraction, is more flexible and technology independent the design.
- The switch level design, becomes technology dependent and flexible.

Design Methodologies

- 1) top-down design
- 2) Bottom-up design.



- " → " represents top-down design flow.
 " --->" represents bottom up design flow.

Test bench

Once a design block is completed, it must be tested. The functionality of the design block can be tested by applying stimulus and checking results. We call such a block the stimulus block.

- * It is good practice to keep the stimulus and design blocks separate.
- * The stimulus block can be written in Verilog.
- * A separate language is not required to describe stimulus. The stimulus block is also commonly called a test bench.



~~Stimulus~~

Programming Language Interface (PLI)

Verilog provides the set of standard system tasks and functions. However, designers frequently need to customize the capability of the Verilog language by defining their own system tasks and functions.

- * To do this, the designer needs to interact with the internal representation of the design and the simulation environment in the Verilog simulator.
- * The PLI provides a set of interface routines to read internal data representation, write to internal data representation, and extract information about the simulation.
- * User-defined system tasks and functions can be created with this predefined set of PLI interface routines.
- * The PLI interface allows the user to do the following.
 - Read internal data structures
 - Modify internal data structures
 - Access simulation environment.

HDL Based Design



Types of Simulation

1. Discrete (event-driven)
 - (Timing)
2. Continuous (SPICE)

I) Lexical Tokens

1) white space:

- * white spaces separate words and can contain spaces (\b) too
Blank spaces, tabs (\t), new-lines (\n) and form feeds.
- * white spaces is ignored by Verilog except when it separates tokens.
- * white space is not ignored in strings.

2) Comments:

- * Comments can be specified in two ways (exactly the same way as C/C++)
 - i) Begin the comment with double slashes (//). All text between these characters and the end of the line will be ignored by the compiler.
 - ii) Enclose comments in the characters /* and */. Using this method allows you to continue comments on more than one line. This is good "commenting out" many lines code, (or) for very brief in-line comments.

Ex: a = c+d //this is simple comment.

```
/* Design Name:  
Project Head Name:  
Company Name:  
* * * * */
```

3) Numbers

Syntax: $\langle \text{size} \rangle' \langle \text{base format} \rangle \langle \text{number} \rangle$

- * Number storage is defined as not bits, but values can be specified in binary, octal, decimal or hexa decimal.

Ex: $4'b1111$ // This is a 4-bit binary number

$12'habc$ // // 12-bit Hexadecimal number

$16'd255$ // // 16-bit decimal //

$10'o237$ // // 16-bit Octal //

Unsized numbers

$8'b1 = xxxx.xxxx$	$8'b1 = 0000.0001$
$8'b0 = xxxx.xxxxxx$	$8'b0 = 0000.0000$
$8'bx = xxxx.xxxxxx$	$8'hx = xxxx.xxxxxx$
$8'b1x = 0000.001x$	$8'hzx = zzzz.zxxx$
$8'b0x = 0000.000x$	$8'hz1 = zzzz.0001$
	$8'hz = zzzzzzzz$

- * Number that are specified without $\langle \text{base format} \rangle$ specifier are decimal numbers by default. $8'ho2 = 0000.zzzz$

- * Numbers that are written without $\langle \text{size} \rangle$ specification have a default number of bits that is simulator- and machine-specific (must be at least 32).

Ex:
 23456 // This is a 32-bit decimal number by default.

$'hc3$ // // 32-bit Hexadecimal number.

$'o21$ // // 32-bit Octal number.

X and Z Values:

- * Verilog has two symbols — 1) X — unknown
2) Z — high impedance.

- * These values are very important for modelling real ckt's.

Ex:

$12'h13X$ // This is a 12-bit hex number; 4 least significant bits unknown.

$6'hX$ // This is a 6-bit hex number

$32'bZ$ // This is 32-bit high impedance number.

Negative Numbers:

- * Negative numbers can be specified by putting a minus sign before the size for a constant number.
- * Size constants are always positive.
- * It is illegal to have a minus sign between <baseformat> and <number>.

Ex:

-6'd3 // 8-bit 're' number stored as 2's complement of 3.
4'd-2 // Illegal specification.

Underscore characters and Question marks

- * An underscore character " _ " is allowed in a number, except the first character.
- * Underscore characters are allowed only to improve readability of numbers and are ignored by Verilog.
- * A question mark "?" is the Verilog HDL alternative for z in the context of numbers.
- * The ? is used to enhance readability in the case and casez statements. Ex: 12'b1111_0000_1010 // readable.
4'b10?? // equivalent of a 4'b1022.

4) Strings:

- * A string is a sequence of characters that are enclosed by double quotes (" ") .
- * The restriction on a string is that it must be contained on a single line, that is, without carriage return.
- * It can not be on multiple lines.
- * Strings are treated as a sequence of one byte ASCII values.
- * "Hello world" // is a string
"a/b" // is a string.

5) Identifiers and Keywords

- * Keywords are special identifiers reserved to define the language constructs.
- * Keywords are in lowercase.
 - Ex: assign, case, while, wire, reg, and, or, nand and module.
- * They should not be used as identifier.
- * Verilog keywords also includes Compiler Directives and System Tasks.
- * These key words that have special meaning in Verilog.

Identifiers:

- * Identifiers are made up of alphanumeric characters, the underscore (-) and the dollar sign (\$) and are case sensitive.
- * Identifiers start with an alphanumeric character (or) an underscore (or) with letter (not with a number or \$)
- * Identifiers are user-defined words for Variables, function names, module names, block names, and instance names.

Ex:

reg value; // reg → keyword; value → identifier
input clk; // input → Keyword; clk → identifier

Note:-

'\$' sign as the first character is reserved for System tasks.

Enclosed Identifier

- * It begins with backslash (\) character and end with white space (space, tab, or new line)
- * All characters after backslash and white space processed literally
- * The backslash (\) whitespace is not considered a part of the Identifier

II. Data Types → Two groups Net type
Register type.

- * The Verilog supports four values and eight strengths to model the functionality of real hardware.



1) Value set

<u>Value level</u>	<u>Condition in Hardware ckt</u>
0	Logic zero (0) false condition
1	Logic one (1) True condition
X	Unknown
Z	High impedance, floating state.

<u>Strength level</u>	<u>Type</u>	<u>Degree</u>
Supply	Driving	Strongest
Strong	Driving	
Pull	Driving	
Large	Storage	
Weak	Driving	
Medium	Storage	
Small	Storage	
High Z	High Impedance	Weakest

* If two signals of unequal strengths are driven on a wire, the stronger signal prevails.

* If two signals of equal strength are driven on a wire, the result is unknown.



2) Nets :

- * Nets represent connection b/w hardware element.
- * Nets are declared primarily with the keyword wire.
- * Nets are one-bit value by default unless they are declared explicitly as vectors.
- * The terms wire and net are often used interchangeably.
- * The default value of net is Z (except the trireg net, which defaults to 'x').
- * Nets get the o/p value of their drivers. If a net has no driver, it gets the value Z.

• Net data type

- wire
- tri
- wos
- trior
- wand
- triand
- trireg
- tril
- trio
- Supply 0
- Supply 1

≡

wire a; //declare net a.
wire b, c; //declared showing

- 1) reg
- 2) integer
- 3) time
- 4) real
- 5) realtime.

(See text book)
by J. Bhaskar.

3) Registers

- * Registers represent data storage elements.
- * Registers retain value until another value is placed onto them.
- * Its declaration is reg.
- * default value for a reg data type is X.
- * Verilog registers do not need a clock as hardware register do.
- * Value of registers can be changed any time in a simulation by assigning a new value to the register.

Ex

```

reg a; // single 1-bit register Variable.
reg [7:0] tom; // an 8-bit vector, a bank of 8 registers.
reg [5:0] b,c; // two 6-bit Variables.

```

(4) Vectors & scalar

- * Nets (or) reg data types can be declared as vectors (multiple bit width).
- * If bit width is not specified, the default is scalar (1-bit).

Ex:

```

wire a; // scalar
wire [7:0] bus; // 8-bit bus.
wire [31:0] busA, busB, busC; // 3 buses of 32-bit width.
reg clock; // scalar register, default.
→ busA[7] // bit #7 of vector busA.

```

(5) Integer, Real, and Time Register Data Types

- * Integer, real and time register data types are supported in Verilog.

Integer:

- * Key word : integer
- * Although it is possible to use reg as general purpose variable, it is more convenient to declare an integer variable for purposes such as counting.
- * The default :- the host m/c word size.
- * reg type store values as unsigned quantities
- * integer values store as signed quantities

Int:

Integer count; // general purpose variable used as a count.

Initial

count = -1; // A negative one is stored in the counter.

Real:

* Key word : real

* They can be specified in decimal notation or scientific notation.

Ex: decimal : 3.14

scientific : 3e6 \Rightarrow 3×10^6

* Real numbers can not have a range declaration.

* Default value is '0'.

** When a real value is assigned to an integer, the real number is rounded off to the nearest integer.

Time:

* Verilog simulation is done with respect to simulation time.

* A special time register data type is used in Verilog to store simulation time.

* Key word : time

* Width for time register data types is implementation specific.
but at least 64 bits.

* The system function \$time is invoked to get the current simulation time.

* Simulation time is measured in terms of simulation seconds (units 'S')

Ex: time save_sim_time; // Define a time variable
Initial

save_sim_time = \$time; // save the current simulation time.

6) Arrays

* Arrays are allowed in Verilog for reg, integer, time and vector register data type.

* Arrays are not allowed for real variables.

* Multi Dimensional arrays are not permitted in Verilog.

* It is important not to confuse arrays with net (or) register vectors.

Ex: integer count [7:0]; // An array 8 count variable.

reg bool [32:0]; // Array of 32 one-bit boolean register

time chk-point [1:100]; // Array of 100 chk-point variables.

count [5] // 5th element of array of count variables.

chk-point[100] // 100th time chk point value.

→ Integer matrix [4:0][4:0]; // illegal declaration.

7) Memories

* register files, RAMs and ROMs often used.

* Memories are modelled in Verilog simply as an array of registers.

* Each element of the array is known as a word.

* Each word can be one (or) more bits.

* A particular memory is obtained by using the address as a memory array subscript.

Ex:

reg mem1bit [0:1023]; // memory mem1bit with 1K
+ bit words.

reg [7:0] membyte [0:1023]; // Memory membyte
with 1K 8-bit words (bytes)

→ membyte [5:1] // fetches 1 byte word whose address is
511.

8) Parameters:

- * Verilog allows constant to be defined in a module by the keyword Parameter.
- * Parameter cannot be used as variables.
- * Parameter values for each module instance can be override individually at compile time.
- * This allows the module instances to be customized.
- * Parameter can be changed at module instantiation (or) by using the defparam statement.
Ex: Parameter port_id = 5; // Defines constant port_id.

9) Strings

- * Strings can be stored in reg.
- * The width of the register variable must be large enough to hold the string.
- * Each character in the string takes up 8 bits (1 byte).
- * If the width of the register is greater than the size of the string, Verilog fills bits to the left of the string with zeros.
- * If the width is smaller than the string width, Verilog truncates the left most bits of the string.

reg [8+18:1] string_value; // Declare a variable that is 18 bytes wide.

Initial

string_value = "Hello Verilog world"; // String can be stored in variable.

Escaped characters Characters Displayed

\n	newline
\t	tab
\% %	%
\\	\
/v	"
1000	Characters written in 1-3 digits.

Operators

* operators in Verilog HDL are classified into the following categories.

S.No	Operator Type	Operator Symbol	Operation Performed	Number of Operands
1)	Arithmetic	*	Multiply	TWO
		/	Divide	"
		+	Add	"
		-	Minus (Subtract)	"
		%	Modulus	"
2)	Logical (T F)	!	logical Negation	one
		&&	logical AND	TWO
			logical OR	TWO
3)	Relational (T F)	>	greater than	TWO
		<	less than	"
		>=	greater than or equal	"
		<=	less than or equal	"
4)	Equivalency (T F)	==	equivalency	TWO
		!=	inequivalency	"
		== =	Case equality	"
		!= =	Case inequivalency	"
5)	Bitwise operator (T F)	~	bitwise negation	one
		&	bitwise AND	TWO
			bitwise OR	TWO
		^	bitwise EX-OR	"
		~&(or) &~	bitwise XNOR	"
6)	Reduction	&	reduction AND	one
		~&	reduction NAND	"
		!	reduction OR	"
		~!	reduction NOR	"
		^	reduction EX-OR	"
		~&(or) &~	reduction XNOR	"

7)	shift >> <<	Right shift Left shift	two two
8)	Conditional (T/F) ? :	Conditional (ternary operator) ? :	three
9)	Concatenation ? ? Replication (both T/F) { { ? ? }	Concatenation ? ? Replication	any number any number

- All operators associate left to right except for the Conditional operator that associate right to left.

1) $\underline{\text{Expression}}$ $\underline{\text{Evaluated}}$ $\underline{\text{Comment}}$
 $A + B - C \Rightarrow (A + B) - C$ // Left to right

2) $A ? B : C ? D : F \Rightarrow A ? B : (C ? D : F)$ // Right to Left.

If we use parentheses, we can change the order of precedence

$$\Rightarrow (A ? B : C) ? D : F$$

- If any bit of an operand in arithmetic is an x (or) z, the result is an x.

Ex: $1b10x1 + 1b0111 = 1bxXXXX$

VHDL operators & their precedence:

<u>operator/Symbol</u>	<u>function</u>	<u>precedence</u>
+ - ! ~(unary)	Sign, complement	
* / %	MUL, DIV, modulus	
+ - (binary)	Add, Sub	
<<, >>	Shift	
<, <=, >, >=	Relational	
=, !=, ==, !==	Reduction Logical conditional	

4). Equality operators

\equiv (or) \neq (Equivalence)	$==$ (or) \neq (Identity)
* These operators can be used in a synthesizable code.	* Can not be used in synthesizable code.
* If either of the operands have X or Z value, the result is Unknown.	* The operands will be compared, even if they have X and Z values in the bits.
* If any of the operators is X or Z, the logical result of comparison is always FALSE.	* The X and Z bits will be used in comparison, and the logical result will be a TRUE, (or) FALSE, based on actual comparison.
* Since the operands contain X and Z, the result will be an X, Hence, the comparison can be non-deterministic.	* Since X and Z are also used in comparison, the result of comparison will be Boolean 1 or 0. Hence the comparison can be deterministic.
* <u>Ex:</u> If $(a == b)$ out1 = a & b; else out1 = a b;	* <u>Ex:</u> If $(a == b)$ out1 = a & b; else out1 = a b;
If either a or b becomes X or Z, the else clause will be executed and out1 will be driven by OR gate.	If a and b are identical even if they becomes X or Z, the if clause will be executed and out1 will be driven by AND gate.

1) Arithmetic Operators ($*$, $/$, $+$, $-$ and $\%$)

* Binary operators take two operands.

* If any operand bit has a value X , then the result of the entire expression is X .

2) Logical operators ($&&$, $||$, $!$) $\Rightarrow T/F$

* Logical operators always evaluate to a 1-bit value, *
0 (false), 1 (true), (or) X (ambiguous).

* If an operand is not equal to zero, it is equivalent to a logical 1 (true condition).

* If an operand is equal to zero, it is equivalent to a logical 0 (False condition).

* If any operand bit is X or Z , it is equivalent to X (ambiguous condition) and normally treated by simulator as a false condition.

* Logical operators take variables (or) expressions as operands.

3) Relational operators ($>$, $<$, \geq , \leq) $\Rightarrow T/F$

* If relational operators are used in an expression, the expression returns a logical value of 1 if the expression is true and 0 if the expression is false.

* If there are any unknown or Z in the operands, the expression ~~is false~~ takes a value X .

5) Bit wise operators (\sim , $\&$, \mid , \wedge) \Rightarrow T/F

* Bit-wise operators perform a bit-by-bit operation on two operands.

* They take each bit in one operand and perform the operation with the corresponding bit in the other operand.

* If one operand is shorter than the other, it will be bit extended with zeros to match the length of the longer operand.

* The exception is the unary negation operator (\sim), which takes only one operand and operates on the bits of single operand.

bitwise
and (&)

	0	1	x	z
0	0	0	0	0
1	0	1	x	x
x	0	x	x	x
z	0	x	x	x

bitwise
or (|)

	0	1	x	z
0	0	1	x	x
1	1	1	t	t
x	x	1	x	x
z	x	1	x	x

bitwise
EXOR (^)

	0	1	x	z
0	0	1	x	x
1	1	0	x	x
x	x	x	x	x
z	x	x	x	x

bitwise
XNOR (~^)

	0	1	x	z
0	1	0	x	x
1	0	1	x	x
x	x	x	x	x
z	x	x	x	x

bitwise
negation
(~)

	0	1	x	z
	1	0	x	x

8374043583

6) Reduction operator (&, $\wedge\&$, |, $\vee\&$, $\wedge\neg\&$, $\neg\wedge\&\neg$)

- * Reduction operator takes only one operand.
- * Reduction operators perform a bitwise operation on a single vector operator and yield a 1-bit result.
- * logic tables same as before bitwise operators.
- * The difference is that bitwise operation are on bits from two different operands, whereas reduction operators work bit by bit from right to left.
- * Reduction NAND, reduction NOR, and reduction \times NOR are computed by inverting the result of the reduction ~~AND~~ AND, reduction OR and reduction \times OR respectively.

7) Shift operators ($>>$, $<<$)

- * These operators shift a vector operand to the right or the left by a specified nof bits.
- * The operands are the vector and the nof bits to shift.
When the bits are shifted, the vacant bit positions are filled with zeros.
- * Shift operations do not wrap around.
- * If the right operand evaluates to an X or a Z, the result of the shift operation is an X.

Application: Shift-and-add operation (algorithms) for multiplication

8) conditional operator (cond-exp ? exp1 : exp2)

- * first cond-exp is evaluated.
if result is True(logic 1) then exp1 is evaluated.
if || False(logic 0) || exp2 ||
- { if || ambiguous(logic X) || both (exp1 AND exp2)
 is evaluated.
 { if || Z then both (exp1 AND exp2) is evaluated.

bitwise
operator
and

for logic x and logic z

↓

result = exp1 AND exp2; // evaluates bitwise AND.

if exp1 AND exp2 = 0 AND 0 \Rightarrow 0

exp1 AND exp2 = 1 AND 1 \Rightarrow 1

exp1 AND exp2 = 1 AND x \Rightarrow x

= z AND 1 \Rightarrow x

= 0 AND x \Rightarrow 0

= 0 AND z \Rightarrow 0

q) i) concatenation operator ({, })

- * It provides a mechanism to append multiple operands.
 - * The operands must be sized.
 - * Un-sized operands are not allowed because the size of each operand must be known for computation of the size of the result.
 - * Concatenations are expressed as operands within braces, with commas separating the operands.
 - * Operands can be scalar nets (or) registers, vector nets or memory bit-select, part-select, or sized constants.
- ex: A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110.
- $$Y = \{B, C\} \Rightarrow Y = 4'b0010$$
- $$Y = \{A, B, C, D, 3'b001\} \Rightarrow Y = 11'b10010110001$$
- $$Y = \{A, B[0], C[1]\} \Rightarrow Y = 3'b101$$

i) Replication Operator

- * Repetitive concatenation of the same number can be expressed by using a replication constant.
- * A replication constant specifies how many times to replicate the number inside the brackets ({ }).

Ex: $A = 4'b1011$

$$Y = \{3\{4'b1011\}\} ; \Rightarrow Y = 12'b1011-1011-1011$$

Miscellaneous Miscellaneous

Pvt \rightarrow bit Vector net
Bbg \rightarrow scalar net.

1) Bit Select

- * A bit select extracts a particular bit from a vector.
- Ex: $state[1] \& state[4]$ // Register bit-select
 $pvt[0] | Bbg$ // Net bit-select.
- * If the select expression evaluates to an X or Z (or) if it is out of bounds, the value of the bit-select is an X.
Ex: $state[x]$ is an X.

2) Part Select

- * In a part-select, a contiguous sequence of bits of vector is selected, where the range must be constant expressions.
- Ex $state[1:4]$ // Register part-select.
 $pvt[1:3]$ // Net part-select.
- * If either of the range index is out of bounds (or) evaluates to an X (or) Z, the part-select value is X.

3) Memory Element

A memory element select one word of a memory.

~~Ex~~ $\text{reg}[1:8] A;$

~~reg []: 8] Ack, Dram [0:63];~~

$\text{Ack} = \text{Dram}[60]; // 60^{\text{th}}$ element of memory.

* * * No part-select (or) bit-select of a memory is allowed.



~~Ex~~: $\text{Dram}[60][2]$ is not allowed.

$\text{Dram}[60][2:4] + \dots$

* * * One approach to read a bit-select (or) part-select of a word in memory is to assign the memory element to a register and then use a part-select (or) bit-select of this register.

~~Ex~~ $\text{Ack}[2]$ and $\text{Ack}[2:4]; // \cancel{\text{legal expression}}$.

# wire		wire net				# wire		wire and				# wire		wired or						
s1	s2	0	1	x	z	s1	s2	0	1	x	z	s1	s2	0	1	x	0	1	x	z
0	0	0	x	x	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	x	1	x	1	1	1	0	1	x	1	1	1	1	1	1	1	1	1	1	
x	x	x	x	x	x	x	0	x	x	x	x	x	x	x	x	x	x	x	x	
z	0	1	x	z	2	0	1	x	2	0	1	0	1	0	1	0	1	0	1	



tri0 (tri1)		0	1	x	z
0	0	0	x	x	0
1	x	1	x	1	1
x	x	x	x	x	x
z	0	1	x	0(1)	z

Unary Operators

- * Unary operators do an operation on a single operand and assign the result to the specified net.
- * All unary operators get precedence over binary and ternary operators.
- * The operators "+" and "-" preceding an integer or real number change its sign.

<u>Operator Type</u>	<u>Symbol</u>	<u>Remarks</u>
Logical negation	!	only for scalars
Bitwise negation	\sim	for scalars and vectors
Reduction AND	$\&$	for vectors - yields a single bit o/p
Reduction NAND	$\sim\&$	
Reduction OR	\mid	
Reduction NOR	$\sim\mid$	
Reduction XOR	\wedge	
Reduction XNOR	$\sim\wedge\sim\wedge$	

Binary operators

- * Most operators available are of the binary type.
 - * A binary operator takes on two operands; the operator comes in between the two operands in the assignment.
- * The binary operators are grouped into type categories and discussed separately.
 - The arithmetic operators treat both the operands as numbers and return the result as a number.
 - All int and reg operand values are treated as unsigned numbers.
 - Real and Integer operands may be signed quantities.
 - If either of the operand values has a zero value, the entire result has to zero value (?).

NOTES

① Number representation.

① 33 (or) 'd33 = default 32-bit i.e., 0000 0000 0000 0000
0000 0000 0010 0001

② 9'd439
9'd4-39
9'D439

} all are same syntax.

d (or) D
b (or) B
h (or) H
x (or) X
z (or) Z
o (or) O

③ 9'b1_1b11_1x01 = 9'b110111x01

④ 9'o1x3 \Rightarrow 001 xxx 011

9'o1z2 \Rightarrow 001 010 zz2

⑤ 9'h2a \Rightarrow zzzzzz1010

⑥ 5'h2a \Rightarrow z1010

* 5'h?a \Rightarrow z1010

⑦ -5'h1a \Rightarrow 11010
Ans: (-6) 00101
11
00110 = (6)

0111
1000
1001
⑦

⑧ -4'd7 = - (16-7) = -9.
(or)

0111
1000
1001 = (9) So, Sign -ve
Ans: -9.

Examples

1) $1b10x1 + 1b0111 = 1bxxxxxx$

2) $-7 \% 2 = -1$ // takes sign of the first operand

3) $7 \% -2 = +1$ //

4) An unsigned values stored in

- net

- reg register

- an integer in baseformat

An signed value is stored in

- an integer register

- an integer decimal.

5) $-'d10/5$

$$= (2\text{'s compliment of } 10)/5$$

$$= (2^{32} - 10)/5 \quad // \text{default 32 bit machine width}$$

6) `reg [0:5] Bar;`

`integer Tab;`

case ① $\text{Bar} = -4'd12; // \text{Reg Bar has the decimal value } 52(110100)$

$$\text{Tab} = -4'd12; // \text{Integer Tab has the value } -12.$$

case ②

$$\text{Bar} = -4'd12/4; // = -3 \quad (2\text{'s Comp. value} = 111101) \\ \text{Bar is 6 bits.}$$

$$\text{Tab} = -4'd12/4; // = 1073741821 \quad (2\text{'s Comp of '-3'}) \\ 32\text{-bit default.}$$

$$4'shf = -1$$

$$8'sb1111-1111 = -1$$

$$8'sb0111-1111 = 127$$

$$-4'sb1111 = 1 = \underline{\underline{-(-1)}}$$

$$1\text{integer}^2$$

$$I = -12/3 = -4$$

$$I = -1d12/3 = 1431655761$$

$$I = -sd12/3 = -4$$

$$I = -4'sd12/3 = \cancel{-4} \cancel{-4} \cancel{-4} \cancel{-4}$$

$$I = -4'sd12/3 = -4$$

$$-12/3 = -4 \quad (R)$$

$$= 1431655761$$

====

Case ③

$$\text{Bar} = 4 - 6 // \left(\begin{array}{c} \text{Two's complement} \\ (= -2) \end{array} \right) = 62$$

$$\text{Tob} = 4 - 6 // \text{result} = -2 \quad (\text{Take 6'bit})$$

$$\text{Bar gets} = 62$$

$$\text{Tob gets} = -2.$$

Case ④

$$\text{Bar} = -2 + (-4); // 58 = 111010 \text{ (bit vector)}$$

$$\text{Tob} = -2 + (-4); // -6 = 111010 \text{ (bit vector)}$$

$$\text{Bar gets} = 58$$

$$\text{Tob gets} = -6$$

7) Logical operators ($\&\&$, $|||$, $!$) $\Rightarrow T|F$

i) $A = 4'b1000$

$B = 4'b0001$

$A \&\& B = 1'b1$

ii) $A || B = 1'b1$

iii) $!A = !(4'b1001)$

$= 1'b0$

$!B = 1'b0$

expression: $(a == 2) \&\& (b == 3) // \text{Both are true so, result is true}$

$A = 4'b1001$

$B = 4'b0000$

$A \&\& B = 1'b0$

$A || B = 1'b1$

$!A = 1'b0$

$!B = 1'b1$

$A = 1'b0110$

$B = 1'b0100$

$A \&\& B = 1'b1$

$A || B = 1'b1$

$!A = 1'b0$

$!B = 1'b0$

8) Relational Operators ($>$, $<$, \geq , \leq) $\Rightarrow T|F$

$$A = 4, B = 3, X = 4'b1010, Y = 4'b1101, Z = 4'b1xxX$$

$$A \leq B // \text{False (0)}$$

$$A > B // \text{True (1)}$$

$$Y \geq X // \text{True (1)}$$

$$Y < Z // \text{unknown (X)}$$

9) Equality operators \Rightarrow T/F ($==$, $!=$, $===$, $!==$)

i) Equivalent ($==$)

$$(4'b1001) == (4'b0001) \Rightarrow 1'b0$$

$$(4'b1001) == (4'b1001) \Rightarrow 1'b1$$

$$(4'b1001) == (4'b000x) \Rightarrow 1'bX$$

$$(4'b1001) == (4'b000z) \Rightarrow 1'bX$$

ii) Non equivalent ($!=$)

$$(4'b1001) != (4'b0001) \Rightarrow 1'b0$$

$$(4'b1001) != (4'b1001) \Rightarrow 1'b1$$

$$(4'b1001) != (4'b000x) \Rightarrow 1'bX$$

$$(4'b1001) != (4'b000z) \Rightarrow 1'bX$$

iii) Identical ($===$)

$$(4'b1001) == (4'b0001) \Rightarrow 1'b0$$

$$(4'b1001) == (4'b1001) \Rightarrow 1'b1$$

$$(4'b1001) == (4'b000x) \Rightarrow 1'b0$$

$$(4'b100x) == (4'b000x) \Rightarrow 1'b1$$

10) Bitwise operators \Rightarrow T/F

$$x = 4'b1010, y = 4'b1101, z = 4'b10x1$$

i) $x \sim x = 4'b0101$ NOTE.

ii) $x \& y = 4'b1000$ $x | y = 4'b1010$ (bitwise)

iii) $x \mid y = 4'b1111$ $x \amalg y = 1111 = 1$ (logical)

iv) $x ^ y = 4'b0111$ $(T \amalg T) = T$

v) $x \sim y = 4'b1000$

vi) $x \& z = 4'b10x0$

11) Reduction Operator

$$x = 4'b1010$$

$$\& x = \underbrace{1\&0\&1\&0}_{1\&1\&1\&0} = 1'b0 \text{ (= reduction and)}$$

$$|x = \underbrace{1|0|1|0}_{1|1|1|0} = 1'b1 \text{ (= reduction OR)}$$

$$\wedge x = 1^\wedge 0^\wedge 1^\wedge 0 = 1'b0 \text{ (= reduction XOR)}.$$

$$\sim \& x = 1'b1$$

$$\sim | x = 1'b0$$

$$\sim \wedge x = \wedge \sim x = 1'b1$$

12) Shift operators

$$x = 4'b1010$$

$$y = x >> 1; \leftarrow y \text{ value} = 0101$$

$$y = x << 1; \leftarrow y \text{ value} = 0100$$

$$y = x << 2; \leftarrow y \text{ value} = 1000$$

13) Conditional operator (?:)

$$\text{out} = s ? a : b;$$

$$\text{out} = a \text{ if } s = 1'b1;$$

$$\text{out} = b \text{ if } s = 1'b0;$$

14) Concatenation operator { }

$$A = 2'b10; B = 3'b101$$

$$y = \{A, B\} \Rightarrow y = 5'b10101$$

ii) Replication Operator { } { }

reg A;

reg [1:0] B, C;

reg [2:0] D;

A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;

$$\text{i) } Y = \{ 4\{A\} \} \Rightarrow Y = 4'b1111$$

$$\text{ii) } Y = \{ 4\{A\}, 2\{B\} \} \Rightarrow Y = 8'b1111_0000 \\ = 8'b11110000$$

$$\text{iii) } Y = \{ 4\{A\}, 2\{B\}, C \} \Rightarrow Y = 10'b1111000010$$

NOTE:

Parameter n=5, m=5;

$$\text{assign } a = \{(n-m)\{a\}\}$$

= {0{a}} // Synthesis is not supported.

TruthTables

$$1) a == b$$

	0	1	x	z
0	0	0	x	x
1	0	1	x	x
x	x	x	x	x
z	x	x	x	x

$$2) a == b$$

	0	1	x	z
0	1	0	0	0
1	0	1	0	0
x	0	0	1	0
z	0	0	0	1

$$3) a != b$$

	0	1	x	z
0	0	1	x	x
1	1	0	x	x
x	x	x	x	x
z	x	x	x	x

$$4) a != b$$

	0	1	x	z
0	0	1	1	1
1	1	0	1	1
x	1	1	0	1
z	1	1	1	0

5) ~~$a \leq b$~~ $a < b$

	0	1	x	z
0	0	1	x	x
1	0	0	x	x
x	x	x	x	x
z	x	x	x	x

6) $a \leq b$

	0	1	x	z
0	1	1	x	x
1	0	1	x	x
x	x	x	x	x
z	x	x	x	x

7) $a > b$

	0	1	x	z
0	0	0	x	x
1	1	0	x	x
x	x	x	x	x
z	x	x	x	x

6) $a \geq b$

	0	1	x	z
0	1	0	x	x
1	1	1	x	x
x	x	x	x	x
z	x	x	x	x

Modules and Ports

- * A module definition always begins with the keyword module.
- * The endmodule statement must always come last in a module definition.
- * Verilog allows multiple modules to be defined in a single file.
The module can be defined in any order in the file.

Syntax:

module module-name (Portlist);

Declarations:

reg, wire, parameter,
input, output, inout,
function, task, ...

Statements:

Initial statement
Always statement
Module instantiation
Gate instantiation
UDP instantiation
Continuous assignment

endmodule

- * Declarations are used to define the various items, such as registers and parameters, used within the module.
- * Statements are used to define the functionality and structure of the design.
- * Declaration and statements can be ~~interleaved~~ interspersed with in a module.

Design styles

- 1) Dataflow style.
- 2) Behavioral style
- 3) Structural style
- 4) Any mix of above.

Module instantiations

- * Module instantiation statement can be written with in a module declaration.
- * Module declarations are templates from which one creates actual obj's (instantiations).
- * The instantiated module's ports must be matched to those defined in template.
 - i) by name, using a dot(.) ".template-port-name(name-of-wire-connected-to-port)". (PR)
 - ii) by position, placing the ports in exactly the same positions in the portlists of ~~the~~ both the template and the instance.

Syntax:

```
module_name
    Instance_name_1 (port_connections_list),
    Instance_name_2 (port_connections_list),
    ...
    Instance_name_n (port_connections_list);
```

Ex

```
Module and4 (a, b, c)
    input [3:0] a, b;
    output [3:0] C;
    assign C = a & b;
endmodule
```

// Instantiations.

```
wire [3:0] in1, in2;
wire [3:0] o1, o2;
and4 C1 (in1, in2, o1)
and4 C2 (.C(o2), .a(in1), .b(in2))
```

what are the different approaches of connecting ports in a hierarchical design? what are the pros and cons?

Ans: while instantiating the sub-modules in a given hierarchy, the port connections to these modules can be done in one of ~~two~~ ways.

1) ordered port connection

In this method, the port expressions listed for module instance shall be in the same order as the port listed in the module declaration, i.e., the first element in the list is connected to the first port declared, the second port element to the second port and so on.

Ex: The upper module instantiates a lower module. the ports are implicitly connected i.e., the connection is based on order and position.

```
module lower(addr, data);
    input [width-1:0] addr;
    inout [depth-1:0] data;
endmodule //lower

module upper(in1, out1);
    input [width-1:0] in1;
    output [depth-1:0] out1;
    lower u0(in1, out1); // implicit connection
    in1 to addr; out1 to data
endmodule //upper.
```

2) Named Port Connection.

In this method, the connection b/w the ports can be done explicitly by linking the two names for each side of the connection, i.e., the port declaration name from the module declaration can be linked to the name used in the instantiating module.

Ex:-

```
lower U1 (
    .data(out1), //order is changed
    .addr(in1)  //connection is by name only and not
);           position.
```

Note:- The order of port connection is changed, However, it is recommended to keep the same order for reusability and readability.

Adv :-

- i) Improve readability of connections without having to refer to the port list of the instant module as the names from both sides are explicitly specified.
- ii) The order of port connections is not relevant anymore since they are explicitly connected.

NOTE :- Implicit & explicit link types of module port connections cannot be mixed.

* Follow the connections to the ports of particular module - instance shall be either by order (or) by name.

Note: lower U-Wrong (in1, .addr(out1)); //error

→ In System Verilog, the port connecting ways are 3 types.

- 1) Implicit "*" port connection
- 2) Implicit ".name" port connection
- 3) Interface port connection.

Can there be full (or) partial no-connects to a multi-bit port of a module during its instantiation?

Ans: No. There cannot be full (or) partial no-connects to a multi-bit port of a module during its instantiation.

Ex:

* The following instantiation with an intermediate bit left to float is illegal and gives syntax error.

// Instantiating lower with some ports bits unconnected

lower u1 (

• in1 (u-in1),

• in2 ({u-in2[7], u-in2[5:0]}), //error 1

• out1 ({u-out1[7:6], u-out1[2:0]}), //error 2

• out2 (u-out2)

);

→ for error 1, the bit 6 for in2 is floating in 8 bit in2.

→ for error 2, bits [5:3] for out1 are unconnected in 8-bit out1.

If

In the case where there is a genuine situation to not connect a particular o/p, then it must be connected to an unused wire, and

NOTE: A module is declared by writing

- 1) its functionality
- 2) its ports to / from the environment.
- 3) its timing and other attributes of design (ex: silicon area, timing, technology).

Module Contents

- module The DESIGN

- port declaration
- parameter declaration and override
- type declaration
- event declaration
- continuous assignment
- primitive instantiation
- module instantiation
- specify block
- task declaration
- function declaration
- behavioural statements

initial

always

procedural assignment

Nonblocking assignment

procedural continuous assignment

loops (for, repeat, while, forever)

flow control (if, conditional, case, wait, disable)

system tasks and functions

event trigger

task calls

function calls

- endmodule.

- Most digital design is now done at gate level (or) higher levels of abstraction.
- This gate level, the ckt is described in terms of gates (eg: AND, OR, NOT, etc.)

1) The Built-in Primitive Gates :- The given following gate types are:

i) Multiple-input gates:

and, nand, or, nor, xor, xnor \leftarrow And/Or gates

ii) Multiple-output gates:

buf, not \leftarrow buf/not gates \rightarrow basic gate types

iii) Tristate gate

bufif0, bufif1, notif0, notif1

iv) pull gates

pullup, pulldown

v) MOS Switches

emos, nmos, pmos, remos, rmmos, rpmos

vi) Bidirectional switches.

tran, tranif0, tranif1, rtran, rtranif0, rtranif1

* Two properties can be specified, drive strength and delay.

Drive Strength :- It specifies the strength at the gate o/p.

The strongest o/p is a direct connection to a source, next comes a connection through a conducting transistor, then a resistive pull-up/down.

* The Drive Strength is usually not specified, in which case the strength default to strong and strongo.

Delays :- If no delay is specified, then the gate has no propagation delay; If delays are specified (rise delay, fall delay); If only one delay specified, then the rise and fall delays are equal.

* Delays are ignored in synthesis.

Truth Tables(1) Multiple-input gates

1)

		q_1	q_2	q_3	q_4	
		AND	0	1	X	Z
		0	0	0	0	0
q_2		1	0	1	X	X
		X	0	X	X	X
		Z	0	X	X	X




2)

		q_1	q_2	q_3	q_4	
		OR	0	1	X	Z
		0	0	1	X	X
q_2		1	1	1	1	1
		X	X	1	X	X
		Z	X	1	X	X




3)

		q_1	q_2	q_3	q_4	
		XOR	0	1	X	Z
		0	0	1	X	X
q_2		1	1	0	X	X
		X	X	X	X	X
		Z	X	X	X	X




4)

		q_1	q_2	q_3	q_4	
		NAND	0	1	X	Z
		0	1	1	1	1
q_2		1	1	0	X	X
		X	1	X	X	X
		Z	1	X	X	X



5)

		q_1	q_2	q_3	q_4	
		NOR	0	1	X	Z
		0	1	0	X	X
q_2		1	0	0	0	0
		X	X	0	X	X
		Z	X	0	X	X




6) XNOR

		Y ₁		
	0	1	X	Z
q ₁	0	1	0	X
q ₂	1	0	1	X
X	X	X	X	X
Z	X	X	X	X

i) multiple o/p gates (buf, not)


t/p

buf	0	1	X	Z
o/p	0	1	X	X



t/p


not	0	1	X	Z
o/p	1	0	X	X



iii) Tri-state gates


Control

bufifd	0	1	X	Z
0	0	z	q _z	q _z
1	1	z	y _z	y _z
X	X	z	X	X
Z	X	z	X	X




Control


bufif1	0	1	X	Z
0	z	0	q _z	q _z
1	z	1	y _z	y _z
X	z	X	X	X
Z	z	X	X	X



		Control			
		0	1	x	z
Data	0	1	z	y_2	y_2
	1	0	z	$0/z$	$0/z$
	x	x	z	x	x
	z	x	z	x	x



		Control			
		0	1	x	z
Data	0	z	1	y_2	y_2
	1	z	0	$0/z$	$0/z$
	x	z	x	x	x
	z	z	x	x	x



(v) Pull gates (Pull up, pull down)

- The Pullup and Pulldown gates have only one o/p with no i/p.
- The pulley gate places a 1 on its o/p.
- The pulldown gates places a 0 on its o/p.

Eg: pullup pup (pwr); // PUP → instance name.
o/p pwr tied to 1

Verilog's pullup and pulldown primitives can be used to model pull-up and pull-down devices in electrostatic-discharge circuitry tied to unused inputs on flip-flops.

Gate and Switch Level Primitives

n-input gates	inout gates	tristate gates	pull gates	mos switches	bipolar/BJT switches
and	buf	bufifo	PULLUP	nmos	tran
namd	not	bufif1	PULLDOWN	pmos	transifo
nor		notif0		emros	tranif1
or		notif1		rnmos	stran
xor				rpmos	stransifo
xnor				rcoms	stranif1


vi) MOS switches (cmos, pmos, nmos, rcmos, rpmos, rnmos).

- * These gates model unidirectional switches, i.e., data flow from input to o/p.
- * The data flow can be turned off by appropriately setting the control I/P(s).
- * The PMOS, NMOS, RN莫斯, RPMOS ('r' means resistive) switches have one o/p, one I/P and one control I/P.


Syntax:

gate-type [instance-name] (output A, input B, control C);

		Control				
		0	1	x	z	
Data		0	0	z	0/z	0/z
		1	1	z	1/z	1/z
		x	x	z	x	x
		z	z	z	z	z




		Control				
		0	1	x	z	
Data		0	z	0	0/z	0/z
		1	z	1	1/z	1/z
		x	z	x	x	x
		z	z	z	z	z



- * The CMOS (or) RCMOS switches have one data o/p, one data I/P and two control I/Ps.

Syntax: (r)cmos [instance-name] (output A, Input B, Ncontrol, Pcontrol);



Control n p	data			
	0	1	x	z
0 0	0	1	x	z
0 1	z	z	z	z
0 x	L H	x	z	z
0 z	L H	x	z	z
1 0	0	1	x	z
1 1	0	1	x	z
1 x	0	1	x	z
1 z	0	1	x	z
x 0	0	1	x	z
x 1	L H	x	z	z
x x	L H	x	z	z
x z	L H	x	z	z
z 0	0	1	x	z
z 1	L H	x	z	z
z x	L H	x	z	z
z z	L H	x	z	z


vii) Bidirectional Switches (tran, rtran, tranif0, tranif1, rtranif0, rtranif1)

- * The default delay is 0.
- * tran → Bidirectional switch.
- * rtran → Resistive bidirectional switch.
- * tranif0 } → Three state bidirectional switch.
- * rtranif1 } → Three state resistive bidirectional switch.
- * A signal passing through a bidirectional switches is not delayed.
(i.e., o/p transitions follow input transitions without delay).
- * NOTE: * The tran and rtran primitive model bidirectional pass gates, and may not have a delay specification.
- * The tranif0, tranif1, rtranif0, rtranif1 switches are accompanied by a delay specification, which specifies the turn-on and turn-off delays of the switch; the signal passing through the switch has no delay.

Delays

Rise Delay :- The rise delay is associated with a gate o/p transition to a 1 from another value.

Fall Delay :- The fall delay is associated with a gate o/p transition to a 0 from another value.



Turn-Off Delay :- It is associated with a gate o/p transition to the high impedance value (z) from another value.

* If the value changes to x, the minimum of the three delays is considered.

Note :-

1. If only one delay is specified, this value is used for all transitions.
2. If two delays " ", they refer to rise and fall delay values.
3. The turn-off delay is the minimum of the two delays.
4. If all three delay is specified, they refer to rise, fall and turn-off delay values.
5. If no delay are specified, the default value is zero.

Syntax :

[instancename]

gate-type [delay] (list of terminal names);

- * Multiple i/p gates, such as and and or, and multiple o/p gates (buf and not) can have only upto two delays specified (since o/p never goes to 2).
- * TriState can have upto three delays and pullgates cannot have any delays.

Minimum / Typical / Maximum Values

- * For each type of delay (rise, fall and turnoff) contain three values, min, typ and max specified.
- These three delays are used for K fabrication process variations.

Min Value: The minimum value is the minimum delay value that the designers expect the gate to have.

Typ Value: The Typ is typical delay value that the designers expect the gate to have.

Max Value :- The max value is the maximum delay value that the designers expect the gate to have.

Ex:

// If min delay, delay = 4 ; typ delay = 5, max delay = 6) -
→ one delay

1) and # (4:5:6) a1 (out, q₁, q₂) ;

// two delays

// If mindelay, rise = 3, fall = 5, turnoff = min(3,5)

// If typ delay, rise = 4, fall = 6, turnoff = min(4,6)

// If max delay, rise = 5, fall = 7, turnoff = min(5,7)

// If max delay, rise = 5, fall = 7, turnoff = min(5,7)


2) and # (^{min typ max} 3:4:5 , ^{min typ max} 5:6:7) a2 (out, q₁, q₂) ;

3) and # (^{min} 2:3:4, ^{typ} 3:4:5, ^{max} 4:5:6) a3 (out, q₁, q₂) ;

$$\text{minDelay} = 2:3:4$$

↑ ↑ ↑
rise fall turnoff

#.. 4x1 mux Design using Gatelevel Model :



module mux4-to-1 (out, q₀, q₁, q₂, q₃, s₁, s₀);

```

    output out;
    input q0, q1, q2, q3;
    input s0, s1;
    wire s0n, s1n;
    wire y0, y1, y2, y3;

```

//Create s0n and s1n signals.


```

    not (s0n, s1);
    not (s1n, s0);
    and (y0, q0, s0n, s1n); // 3-1/p and
    and (y1, q1, s0n, s1n);
    and (y2, q2, s1, s1n);
    and (y3, q3, s1, s1n);
    or (out, y0, y1, y2, y3); // 4-1/p OR.

```

endmodule.

2x4 Decoder



```
module DEC2x4 (A, B, En, Z);
```

```
    input A, B, En;
```

```
    output [0:3] Z;
```

```
    wire Abar, Bbar;
```

```
    not #(1,2) V0 (Abar, A);
```

```
    not #(1,2) V1 (Bbar, B);
```

(or)

$V_0(Abar, A)$,

$V_1(Bbar, B)$;

```
    nand #(4,3)
```

```
    N0 (Z[0], En, Abar, Bbar),
```


```
    N1 (Z[1], En, Abar, B),
```

```
    N2 (Z[2], En, A, Bbar),
```

```
    N3 (Z[3], En, A, B);
```

```
end module
```

1-bit Adder using Gatelevel Model.



$$\text{Sum} = a \oplus b \oplus c$$

$$\begin{aligned}\text{Carry} &= ab + bc + ca \\ &\quad (\text{or}) \\ &= (a+b)c + ab\end{aligned}$$

```
module fulladd(sum, carry, a, b, cin);
```

```
    output sum, carry;
```

```
    input a, b, cin;
```

```
    wire s1, s2, c2; // internal nets.
```

```
// Instantiate logic gate primitive
```

```
xor(s1, a, b);
```

```
and(c1, a, b);
```


```
xor(sum, s1, cin);
```

```
and(c2, s1, cin);
```

```
or(carry, c2, c1);
```

```
endmodule
```

4-bit full adder.



```

module fulladd4 (sum, cout, a, b, cin);
    output [3:0] sum;
    output cout;
    input [3:0] a, b;
    input cin;
    wire c1, c2, c3; // internal nets
    // instantiate four 1-bit full adders.
    fulladd fa0 (sum[0], c1, a[0], b[0], cin);
    fulladd fa1 (sum[1], c2, a[1], b[1], c1);
    fulladd fa2 (sum[2], c3, a[2], b[2], c2);
    fulladd fa3 (sum[3], cout, a[3], b[3], c3);

```

endmodule

SIMULATION

```

module stimulus;
// setup variables
reg [3:0] A, B;
reg Cin;
wire sum [3:0] sum;
wire cout;
// instantiate the 4-bit full adder
fulladd4 FAL4 (sum, cout, A, B, Cin);
// setup the monitoring for the signal values.
initial
begin
    $monitor ("%time, \"A=%b, B=%b, Cin=%b, ... Cout=%b,",
              sum = "%b\n\"", A, B, Cin, cout, sum);
end

```

// stimulate inputs

initial

begin

A = 4'd0; B = 4'd0; Cin = 1'be
#5 A = 4'd3; B = 4'd4;
#5 A = 4'd2; B = 4'd5;
#5 A = 4'd9; B = 4'd9;
#5 A = 4'd10; B = 4'd7;
#5 A = 4'd10; B = 4'd5;
Cin = 1'b1;

end


end module

end


Op of the simulation

- 0 A = 0000, B = 0000, Cin=0, ... Cout=0, Sum= 0000
- 5 A = 0011, B = 0100, Cin=0, ... Cout=0, sum= 0111
- 10 A = 0010, B = 0101, Cin=0, ... Cout=0, sum= 0111
- 15 A = 1000, B = 1001, Cin=0, ... Cout=1, sum= 0010
- 20 A = 1010, B = 1111, Cin=0, ... Cout=1, sum= 1001
- 25 A = 1010, B = 0101, Cin=1, ... Cout=1, sum= 0000

Parity circuit




RS latch



set	reset	q _{n+1}
0	0	q _n
0	1	0
1	0	1
1	1	?

9502029 107

2x1 mux using bufif0 and bufif1 gates.



The delay specification for b1 and b2 are follows.

	Min	Typ	Max
Rise	1	2	3
Fall	3	4	5
Through	5	6	7

Apply the stimulus and test the o/p values.

Note:

OR $gg[3:1](a[3:1], b[4:2], c);$

→ The above statement is equivalent to the combination of instructions,

OR $gg[3](a[3], b[4], c[2]),$

$gg[2](a[2], b[3], c[1]),$

$gg[1](a[1], b[2], c[0]);$

→ module trimux2_1 (out, in1, in0, sel);
input in1, in0, sel;
output out;
bufif0 b1 (out, in0, sel);
bufif1 b2 (out, in1, sel);
endmodule

(CR)

for delay insertion.

(OR) module trimux2x1 (out, in1, in0, sel);
input in1, in0, sel;
output out;
bufif0 #(1:3:5, 2:4:6, 3:5:7) b1 (out, in0, sel);
bufif1 #(1:3:5, 2:4:6, 3:5:7) b2 (out, in1, sel);
endmodule

DATA FLOW MODELING

Continuous Assignment

Assignment Statement

Type

continuous assignment
procedural "state"

- * The continuous assignment is used to assign a value onto a wire in a module.
- * It is normal assignment outside of the always (or) initial blocks.
- * The continuous assignment statements are concurrent and are continuously executed during simulation.
- * The order of assign statement does not matter.
- * Any change in any of the right-hand-side inputs will immediately change a left-hand-side output.

Ex@ wire out = int & in2; // implicit continuous assignment
 assign out1 = in1 & in2; // Regular assignment but dollars >
wire out1.

- * Generally used for combinational ckt's design.

Ex@: assign {out, sum[3:0]} = a[3:0] + b[3:0] + cin

Characteristics:-

1. The left hand side of an assignment must be always scalar (or) vector net (or) a concatenation of scalar and vector nets. It cannot be a scalar (or) vector register.
2. Continuous assignments are always active. The assignment expression is evaluated as soon as one of the right-hand side operands changes and the value is assigned to the left-hand-side net.
3. The operands on right-hand side can be registers (or) nets (or) function calls. Register (or) nets can be scalars (or) vectors.
4. Delay values can be specified for assignments in terms of time units. Delay values are used to control the time when a net is assigned its evaluated value. This feature is similar to specifying delays for gates. It is very useful in modeling timing behavior in real circuits.

Ex

// Regular assignment

wire out;

assign out = in1 & in2;

// Same as regular (implicit assign)

wire out = in1&in2;

Design

Design 4x1 mux using Dataflow model.

case ① module mux4-to-1 (out, q0, q1, q2, q3, s1, s0);

 output out;
 input q0, q1, q2, q3;
 input s0, s1;

// logic

 assign out = ($\sim s1 \& \sim s0 \& i_0$) |
 ($\sim s1 \& s0 \& i_2$) |
 ($s_1 \& \sim s0 \& i_1$) |
 ($s_1 \& s0 \& i_3$);

endmodule.

case ② using conditional operators.

module multiplexer4-to-1 (out, q0, q1, q2, q3, s1, s0);

 output out;
 input q0, q1, q2, q3;
 input s0, s1;

// Use nested conditional operator.

 assign out = s1 ? (s0 ? q3 : q2) : (s0 ? q1 : q0);

endmodule.

4-bit full Adder using Dataflow modelling.

Case ①

```
module fulladd4 ( sum, cout, a, b, cin );
```

```
    output [3:0] sum;
```

```
    output cout;
```

```
    input [3:0] a, b;
```

```
    input cin;
```

```
    assign { cout, sum } = a + b + cin;
```

```
endmodule.
```

Case ② full Adder with carry lookahead

* n-bit ripple carry adder will have $\Theta(n)$ gate levels.

* The propagation time limiting factor on the speed of the ckt.

```
module fulladd4 ( sum, cout, a, b, cin );
```

```
    output [3:0] sum;
```

```
    output cout;
```

```
    input [3:0] a, b;
```

```
    input cin;
```

// internal wires $p_0, g_0, p_1, g_1, p_2, g_2, p_3, g_3$

```
wire p0, g0, p1, g1, p2, g2, p3, g3;
```

```
wire c4, c3, c2, c1;
```

// Compute the p for each stage

```
assign p0 = a[0] ^ b[0],
```

```
p1 = a[1] ^ b[1],
```

```
p2 = a[2] ^ b[2],
```

```
p3 = a[3] ^ b[3];
```

$$g_i = \pi_i y_i$$

$$p_i = \pi_i \oplus y_i$$

$$c_{i+1} = g_i + p_i c_i$$

$$c_4 = g_0 + p_0 c_0$$

$$c_3 = g_1 + p_1 g_0$$

$$= g_1 + p_1 g_0 + p_1 p_0 c_0$$

// Compute g for each stage

$$\begin{aligned}\text{assign } g_0 &= a[0] \& b[0], \\ g_1 &= a[1] \& b[1], \\ g_2 &= a[2] \& b[2], \\ g_3 &= a[3] \& b[3];\end{aligned}$$

// Compute carry for each stage; assume $c_{in} = c_0$.

$$\begin{aligned}\text{assign } c_1 &= g_0 \mid (p_0 \& c_{in}), \\ c_2 &= g_1 \mid (p_1 \& g_0) \mid (p_1 \& p_0 \& c_{in}), \\ c_3 &= g_2 \mid (p_2 \& g_1) \mid (p_2 \& p_1 \& g_0) \mid (p_2 \& p_1 \& p_0 \& c_{in}), \\ &\quad (p_3 \& p_2 \& p_1 \& p_0 \& c_{in});\end{aligned}$$

// Compute sum

$$\begin{aligned}\text{assign } \text{sum}[0] &= p_0 \wedge c_{in}, \\ \text{sum}[1] &= p_1 \wedge c_1, \\ \text{sum}[2] &= p_2 \wedge c_2, \\ \text{sum}[3] &= p_3 \wedge c_3;\end{aligned}$$

// Assign carry o/p

$$\text{assign } \text{cout} = c_4;$$

endmodule


Comparator Design using Dataflow model.

```
module magcomp (A, B, ALB, AGB, AEB);  
    input [3:0] A, B;  
    output ALB, AGB, AEB;  
    assign ALB = (A < B),  
           AGB = (A > B),  
           AEB = (A == B);  
endmodule.
```

2x1 mux using Dataflow.


```
module mux2x1 (A, B, sel, out);  
    input A, B, sel;  
    output out;  
    assign out = sel ? A : B;  
endmodule.
```

SR flip flop




```
module SRFF (q, qbar, S, R, CLK);  
    output q, qbar;  
    input S, R, CLK;  
    wire s1, r1;  
    nand (s1, S, CLK);  
    nand (r1, R, CLK);  
    nand (q, s1, qbar);  
    nand (qbar, r1, q);  
endmodule
```


TFF




JKFF




#



Ripple Counter



Master slave JK FF



(or)

Does Verilog support an a^b operator?

Ans: Yes, Verilog supports the a^b operation by using two asterisks, back to back. This operator was added with the Verilog-2001 release.

Ex:

```
module powerof (in1, out1);
    parameter Power = 2;
    input [1:0] in1;
    output [3:0] out1;
    assign out1 = in1 ** Power; // out1 = in1*in1
endmodule
```

Decoder Design

```
module decoder4p (A, B, En, Decout);
    input A, B, En;
    output [3:0] Decout;
    wire Abar, Bbar;
    assign Abar = ~A;
    assign Bbar = ~B;
    assign Decout[0] = ~En & Abar & Bbar;
    assign Decout[1] = ~En & Abar & B;
    assign Decout[2] = ~En & A & Bbar;
    assign Decout[3] = ~En & A & B;
endmodule.
```

en	x y	D ₀	D ₁	D ₂	D ₃
1	00	0	1	1	1
1	01	1	0	1	1
1	10	1	1	0	1
1	11	1	1	1	0
0	xx	1	1	1	1




fig: Decoder logic

24/7 - ⑦ 67, 68, 75, 76, 78, 81, 84, 85, 86, 89, 91, 94, 96, 99, 106, 106, 107,
 A6, B1, B2, B5, B9, C0, D21, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z

- * Verilog provides designers the ability to describe design functionality in an algorithmic manner (i.e., behavior of the ckt).
- * The behavioral modeling represents the ckt very high level of abstraction.
- * Behavioral Verilog constructs are similar to C language constructs in many ways.

① Procedural constructs (or) structured procedures:

- * There are two structured procedures statements in Verilog.

1. always
2. initial

Initial statement (or) Initial block

↳ used

- * This is not supported for synthesis.
- * ~~Java~~ Initial statement executes only once.
- * It begins its execution at start of simulation which is at time 0.
- * It is typically used to initialize variables and specify signal waveforms during simulation.
- * If there are multiple initial blocks, each block starts to execute concurrently at time 0.

Ex:-

```

Module stimulus;
  reg x, y, a, b, m;
  initial
    m = 1'b0;
  initial
    begin
      #5 a = 1'b1;
      #25 b = 1'b0;
    end
  
```

```

initial
begin
#10 x = 1'bo;
#45 y = 1'b1;
end
initial
#50 $finish;
endmodule
  
```

Report

Time	statement executed	Syntax
0	$m = 1'b0;$	
5	$a = 1'b1;$	initial
10	$x = 1'b0;$	begin
30	$b = 1'b0;$	--- statements ---
35	$y = 1'b1;$	end
50	\$finish.	

Always Block (or) Always Statement

- * Always block is the primary construct in RTL Coding.
- * Higher complexity combinational logic blocks are better described can only be used in always procedural blocks for several reasons.
- * Powerful statement like if, If...else, case and looping constructs can only be used in always block.
- * All behavioral statement inside an always statement constitute an always block.
- * Multiple nets assigned with in a single always block.
- * If the same net can be assigned multiple times in always block; the last assignment take precedence.
- * If the statements in always block are enclosed with in begin --- end, the statements executed sequentially.
- * If enclosed with in fork --- join, they executed concurrently (for simulation only).

* The always statement starts at time 0 and executes the statements in the always block continuously in a looping fashion.

* Execution continuously repeats from the begin to the end of the process unless held by a wait construct throughout the simulation.

Ex:


```
module clockgen;
initial
    clock = 1'b0;
always
    #10 clock = ~clock; // Time period = 20
initial
    #1000 $finish;
endmodule
```

* Note:

* always block executes the statements repeatedly (i.e., once the statement finish execution they start executing all over again).

* 'Initial' and 'always' procedural blocks cannot be nested.

② Assignment statements



Procedural Assignment

Syntax: <assignment> ::= <Value> = <expression>

- * Assign values primarily to reg variables.
- * occurs inside always statement (or) initial statements task or function.
- * Results of calculations involving variables and nets can be stored into Variables.
- * Use '=' (or) "<= " assignment symbol.
- * Used to infer both storage elements like FFs and latches and also combinational logic.
- * The value of the previous assignment is held until another assignment is made to the variable.

Ex: always @ (posedge CLK)

reg1 <= in1;

always @ (a or b or s)

y = (s == 1) ? a : b;

- * No assign keyword (except procedural continuous assignment).

Continuous Assignment

- * Assign values primarily to nets.
- * occurs within a module
- * Variables and nets continuously drive values onto ports.
- * Used to infer combinational logic.
- * executes concurrently with other statement; executes whenever there is a change of value in an operand on its right hand side. (OR)
In other words, Assignment occurs whenever the value on the RHS of the expression changes as a continuous process.
- * occurs in assignments to wire, port, and net type.
Ex: `wire out1 = in1 & in2;` (or)
`assign out1 = in1 & in2;`
- * uses "=" assignment symbol.

Note: Continuous Assignment Delay

`assign y = #5 na;` // Continuous assignment - No delay.


`assign #5 y = na;` // " " - LHS Delay

`+ assign y = #5 na;` // Illegal " " - RHS Delay.

`+ assign y <= na;` // Illegal " " - non blocking assignment.

- * A ^{Statement} blocking assignment, updates the left side variable with the value of the right side expression before proceeding to execute the next statement.
- * A non-blocking assignment statement, which schedules an update of the left side variable with the value of the right side expression and proceeds to execute the next statement.

→ Procedural Assignment statement are Three TWO types



* Blocking and non-blocking assignments behaviour given wrt simulation and synthesis as follows:

Blocking Assignment

- 1. In a blocking assignment, the evaluation of the expression on the RHS is updated to the LHS variable autonomously based on the delay value (either 0 if no delay specified, or scheduled as a future event if a non-0 value is specified).

- 2. RHS value applied LHS immediately

- 3. When multiple blocking assignments are present in a process, the trailing assignments are blocked from occurring until the current assignment is completed.

- 4. There is a possibility of race conditions on the variables of blocking assignments. If assignment happen to it from two processes concurrently.

- 5. Recommended to use within combination always block

- 6. Can be used in procedural assignment like initial, always and continuous assignments to nets like assign statements.

- 7. Represented by "=" operator sign b/w LHS and RHS

Non-blocking Assignment

- 1. In a Nonblocking assignment to LHS is scheduled to occur when the next evaluation cycle occurs in simulation and not immediately. Updates are not available immediately within the same time unit.

- 2. All RHS value applied to LHS after delays block end.

- 3. Multiple non-blocking assignments can be scheduled to occur concurrently on the next evaluation cycle in simulation.

- 4. The race conditions are avoided as the updated LHS value is assigned after evaluation.

- 5. Recommended to use within the sequential always block.

- 6. Can be used only in the procedural blocks like initial and always; continuous assignment to nets like the assign statement is not permitted.

- 7. Represented by "<=" operator sign b/w LHS and RHS. ↴

Blocking assignment

Ex:

```
initial begin
    reg1 = #10 2'b10;
    reg2 = #5 2'b01;
end
```

Starting from time 0, reg1 will be assigned 2'b10 at time 10 units and reg2 assigned 2'b01 at time 15 units. Assignment to reg2 happens after the assignment of reg1.

Non-blocking assignment

Ex: initial begin

```
reg1 <= #10 2'b10;
reg2 <= #5 2'b01;
end
```

Starting from time 0, reg2 will be assigned 2'b01 at time 5 units and reg1 will be assigned 2'b10 at time 10 units. Assignment to reg2 happens earlier than reg1.

Note :

- * Don't mix " $<=$ " (or) " $=$ " in the same procedure
- * " $<=$ " assignment for inferring flipflops and latches \Rightarrow best use
- * " $=$ " assignment for inferring combinational logic \Rightarrow best use
- * assign LHS = expression;
 - The assign statement creates combinational logic.
 - LHS only be wire type.
 - Expression contain either wire (or) reg (or) mixed with operators

Syntax: assign value [MSB:LSB] = expression;

```
module Add4( input [3:0] A, B; input Ci; output reg [3:0] S, output reg Co);
    reg [4:0] A5, B5, S5;
    always @ (A, B, Ci) begin
        A5 = {1'b0, A}; B5 = {1'b0, B}; S5 = A5 + B5 + Ci;
        S <= S5 [3:0]; Co = S5 [4];
    end
endmodule
```


/ write stimulus \rightarrow If we use all statement are nonblocking (A5, B5, S5)
resulting values for S and Co would be incorrect.

NOTE: Blocking assignment should be used for computing intermediate values is often
to simplify the code. Avoid complex expression on right side of statement.

Diff b/w blocking, nonblocking in seq ukt and comblk

Using blocking statement in a sequential logic

Ex1:
module reg-test (clk, in1, out1);
 input clk, in1;
 output out1;
 reg reg1, reg2, reg3, out1;
 always @ (posedge clk) begin
 reg1 = in1;
 reg2 = reg1;
 reg3 = reg2;
 out1 = reg3;
 end
endmodule




Synthesis result.
Single FF.

- * Intermediate results b/w in1 and out1, removed (reg1, reg2, reg3) in blocking format.
- * As a result, the evaluation of the final result to out1 didn't require waiting for all the events of the RHS to be completed. They were specified immediately assigned to the LHS.

use nonblocking statement in sequential logic

module reg-test (clk, in1, out1);
 input clk, in1;
 output out1;
 reg reg1, reg2, reg3, out1;
 always @ (posedge clk) begin
 reg1 <= in1;
 reg2 <= reg1;
 reg3 <= reg2;
 out1 <= reg3;
 end
endmodule

Synthetic result



- * This is because the intermediate results like $in1$ and $out1$ were stored in $reg1$, $reg2$, and $reg3$ in non-blocking format.
- * The evaluation of the result to each individual reg required waiting for all the events of the RTIs to be completed.
- * In this case, it was the o/p of the previous register controlled by the clk event. As result, the o/p is a shift register.

Using blocking statement in combinational logic

```
module reg-test (clk, in1, out1);
```

```
  input clk, in1;
```

```
  output out1;
```

```
  reg reg1, reg2, reg3, out1;
```

```
  always @(in1) begin
```

```
    reg1 = in1;
```

```
    reg2 = reg1;
```


```
    reg3 = reg2;
```

```
    end
```

```
    out1 = reg3;
```

```
end module.
```

use <=
 never save result
 never




* Synthesized result

- * All assignments have been immediate, and there is no event to wait upon.

* The logic synthesized simple wire like $in1 \rightarrow out1$.

NOTE: Don't use " $<=$ " and posedge in combination \geq .

Timing Controls



Event Based Timing Control


Syntax: @ (edge signal or signal or ...)

- * An event is the change in the value on a register or a net.
- * Events can be utilized to trigger execution of a statement or a block of statement.


Register event control

- * The @ symbol is used to specify an event control.

i) Posedge keyword: @ (posedge clk) q=d;



ii) Negedge keyword: @ (negedge clk) q=d;



iii) $q = @(\text{posedge clock}) d$; / d is evaluated immediately and assigned to q at the positive edge of clock.

w) @ (clock) q=d; // q=d is executed whenever signal clock changes value.

Named event control

- * Keyword: event
- * The event does not hold any data
- * An event is triggered by the symbol \rightarrow .
- * The triggering of the event is recognized by the symbol @.

Ex: Data buffer storing data after the last packet of data has arrived

event received-data;

always @ (posedge clock)

begin

if (last-data-packet) // If this is the last data packet

\rightarrow received-data; // trigger the event received-data

end

always @ (received-data) // wait triggering of event received-data
// when event is triggered, store all four
// packets of received data in data_buf.
// use concatenation operator { } .

data_buf = {data_pkt[0], data_pkt[1], data_pkt[2], data_pkt[3]}

Event OR control

- * Sometimes a transition on any one of multiple signals (or) events can trigger the execution of a statement or block of statement.

Ex:

always @ (reset or clock or d) // Wait for reset to go high or
begin d change

if (reset) // if reset high, $q=0$

$q = 1'b0;$

else if (clock) // If CLK is high $q=d$.

$q=d$

end

Level sensitive control (Wait)

Syntax: wait (condition)

- It delays execution until the condition evaluates true.

e.g:

```

Initial
begin
    wait(a == 2)
    e = f & g;
end

```

Here we wait for 'a' to be equal to 2 before evaluating 'e'.

- Level sensitive control, is ability to wait for a certain condition to be true before statement or a block of statement is executed.

Delay Based Timing Control

Syntax: # delay .

- It delays execution for a specific amount of time, 'delay' may be a number, a variable or an expression .

e.g: always

begin

a = #2 (c & d);

#3 c = (f | g);

end .

- Here '(c & d)' gets evaluated at time 0 but get assigned to a ~~at~~ after 2 time units .

where as (f | g) evaluated after 3 time units and gets assigned to 'e' immediately .

Programming Statement's

1. Conditional Statement

- If.
- If-else

~~case~~
~~switch~~

2. Loops - while, for, Repeat, forever

3. Multiway Branching

- case
- Case X
- Case Z

4. Disable Statement

① Conditional Statement

Type 1: Statement executes (or) does not execute

```
If (expression)
    True_statement;
```

Type 2: Conditional statement, one else statement

// either True or False statements executed.

```
If (expression)
    True_statement;
else
    false_statement;
```

Type 3: Conditional statement, Nested If-else-If

// choice of multiple statement, only one is executed.

```
If (exp1)
    True_statement1;
else if (exp2) True_statement2;
else if (exp3) True_statement3;
else default_statement;
```

Note :

- * If statement specified but not specified else . Then synthesis will generate extra latches.

- * If condition evaluates to a value 0, x or z , the procedural statement is not executed and else statement (as default statement) is executed.

Loops

while loop → Similar to for loop

Syntax:

```
While (expression)
begin
    ... statements ...
end
```

Ex:

```
while (!overflow) begin
    @ (posedge clk)
        a = a + 1;
    end;
```

- * While loop repeatedly executes a statement (or) block of statements until the expression in the while statement is evaluated to false.
- * If the loop contains only one statement, the begin...end statement may be omitted.

Note: To avoid combinational feed back during synthesis, a while loop must be broken with an @ (posedge/negedge clock).

~~If~~ If the condition is an x or z , it is treated as a 0 (false).

* while loop is more general purpose than the for loop

for loop

* Similar to for loops in C/C++ .

* Syntax:

```
for (initial_assignment ; condition ; step_assignment)
begin
    ... statements ...
end.
```

- * They are used to repeatedly execute a statement (or) block of statement.
- * If the loop contains only one statement, the begin...end statements may be omitted.

Ex: `for (j=0 ; j<=7 ; j=j+1)`

`begin`

`c[j] = a[j] & b[j];`

`d[j] = a[j] | b[j];`

`end`

Repeat loop : (NOT Synthesizable)

- * The repeat statement executes a statement (or) block of statements a fixed ~~nof~~ times.
- * This statement is not supported in synthesis.
- * A repeat construct must contain a number, which can be a constant, a variable or a signal value.
- * If the number is a variable (or) signal value, it is evaluated ~~at~~ only when loop starts and not during the loop execution.

Syntax :

```
repeat (no.of-times)
begin
    --- StatementB ---
end
```

Ex:

`repeat(2)`

`begin // after 50, a=00`

`#50 a = 2'b00; // after 100,`

`#50 a = 2'b01; // after 150,`

`a=c`

`end // after 200, a=01`

- * If ~~loop~~ nof Statement expression is an x or z, then the nof-times is treated as a 0.

Example

① repeat (Count)

$$\text{sum} = \text{sum} + 10;$$

② repeat (Shift By)

$$\text{P-Reg} = \text{P-Reg} \ll 1;$$

③ repeat (Count) // Repeat loop statement

$$@(\text{posedge CLK}) \quad \text{sum} = \text{sum} + 1;$$

which means, for count times, wait for positive edge of CLK and when this occurs, increment sum.

(or)

④ $\text{sum} = \text{repeat} (\text{count}) @ (\text{posedge CLK}) \quad \text{sum} + 1;$
// Repeat event control.

means to compute sum+1 first, then wait for Count positive edges on CLK, then assign to left hand side.

#⑤ repeat (Num-of-Times) @ (negedge CLKz)

It means to wait for num-of-times negative clock edges before executing the statement following the repeat statement.

NOTE: A while loop statement is a loop that continues to execute the statements as long as the loop's condition evaluates true. It is used to test benches. If the condition is false True, the loop's substatements is executed, and the condition is checked again.

→ A for loop typically used when the specific no of iteration is known whereas a while is used when the no of iteration is not known.

forever

- * The forever statement executes an infinite loop of statement block of statement.
- * The loop does not contain any expression and executes forever until the \$finish task is encountered.
- * The forever loop can be exited by use of the disable statement.
- * A forever loop is typically used in conjunction with timing control constructs. otherwise forever-loop will loop forever in zero delay.

* Syntax :

```
forever
begin
    -- statements --
end.
```

① forever begin

 @(posedge clk); // Or use $a = #9 a + 1;$

$a = a + 1;$

end.

② initial

begin

 clock = 0;

 #5 forever

 #10 clock = ~clock;

end.

Multway Branching

Case :-

Syntax :-

case (case_expr)

alternative 1 : Statement 1;

alternative 2 : Statement 2;

alternative 3 : Statement 3;

....

....

default : default_statement;

end case

Imp # If no comparisons, including default, are true, Synthesizers will generate unwanted (or) extra latches.

Case X :-

- * It is special version of case statement where x, z and ? are treated as don't care.
- * Compare expression with each of case-item and executes statements (or) statement group associated with the first matching case-item.
- * It executes the default if none of the case-item's match.
- * The simulation variable would have to match a

z = tri state

x = unknown

? = either signal

Syntax :

casex (case_expr)

alternative 1 : Statement 1;

alternative 2 : Statement 2;

default : default_statement;

end case

Ex:

CaseX (a)

$2'b1x$: msb = 1; // msb = 1 if $a = 10$ (or) $a = 11$

// If this were case(a) then only $a = 1x$ would match.

default: msb = 0;

endcase.

- * CaseX uses x as a don't care which can be used to minimize logic.

CaseZ :-

- * It is a special version of case statement where z and ? are treated as don't cares.
- * An inadvertent x signal, will not be matched by a 0 or 1 in the case of choice.

Syntax :

CaseZ (expr)

Case_choice1 : statements1 ;

Case_choice2 : statements2 ;

default : default_statements ;

Ex: CaseZ(d)

$3'b1?; b = 2'b11$; // $b = 11$ if $d = 100$ or greater

$3'b01?; b = 2'b10$; // $b = 10$ if $d = 010$ or 011

default : b = 2'b00; // default $b = 00$

endcase.

Advantages of Casez and Casex

- * It reduces the no. of lines, especially if the no. of bits had been more.
- * make code look more clear and less cluttered.
- * Simplifies the optimization, as it clear that the bits with X are to be ignored.

NOTE:

- * For multibit branching, if we need more than one statement (i.e. statement-group) then we need to use begin...end or a fork...join block.

Disable Statement

- * Key word : disable
- * It's like 'c' keyword break statement
- * Execution of a disable statement terminates a block and passes control to the next statement after the block.
- * Disable statement can only be used with named blocks.

Syntax:

disable named block ;

ex: begin: accumulate;

 forever

 begin

 @ (posedge clk)

 a=a+1;

 if (a == 2'b0011)

 disable accumulate;

 end

end, end accumulate.

11

Comparison

<u>comparision</u>	<u>features</u>	<u>Termination</u>
computational loop iterating loop repeat	expression determines a nof repetitions	Folk expression by "disable"
* for	loop variable determines nof repetitions	"end" (or) "disable"
* while	iterates while expression evaluates true	"end" to disable
* forever	iterates indefinitely	<u>disable</u> ↓ permanently terminates the block.

<u>expression(s)</u> <u>case item</u>	<u>case</u>	<u>case X</u>	<u>case Z</u>	
0	0	0	0	
1	1	1	1	
X	X	01XZ	X	<u>NOTE</u>
Z	Z	01XZ	01XZ	* → not applicable
?	X	X	01XZ	Z
default:	01XZ	01XZ	01XZ	

Examples

① Simple ALU

```

module ALU (z, x, y, alu-control);
    output z;
    input x, y;
    input alu-control;

    reg [1:0] alu-control;
    always @ (alu-control)
        case (alu-control)
            2'd0 : z = x + y;
            2'd1 : z = x - y;
            2'd2 : z = x * y;
            default: $display ("Invalid ALU control signal");
        endcase
endmodule

```

12

② 4x1 mux using case.

```

module mux4t1 (out, i0, i1, i2, i3, s1, s0);
    output out;
    input i0, i1, i2, i3;
    input s1, s0;
    reg out;

    always @ (s1 or s0 or i0 or i1 or i2 or i3)
        case ({s1, s0})
            2'd0 : out = i0;
            2'd1 : out = i1;
            2'd2 : out = i2;
            2'd3 : out = i3;
            default: $display ("Invalid control signals");
            default: out = 1'bX;
        endcase
endmodule

```

③ Demux (1-to-4 Demux) Case Statement with casez and z

```
module demux1-to-4 (out0, out1, out2, out3, in, s1, s0);
```

```
    output out0, out1, out2, out3;
```

```
    reg out0, out1, out2, out3;
```

```
    input in;
```

```
    input s1, s0;
```

```
    always @ (s1 or s0 or in)
```

```
        case ({s1, s0})
```

```
            2'b00 : begin
```

```
                out0 = in;
```

```
                out1 = 1'bZ;
```

```
                out2 = 1'bZ;
```

```
                out3 = 1'bZ;
```

```
            end
```

```
            2'b01 : begin
```

```
                out0 = 1'bZ;
```

```
                out1 = in;
```

```
                out2 = 1'bZ;
```

```
                out3 = 1'bZ;
```

```
            end
```

```
            2'b10 : begin
```

```
                out0 = 1'bZ;
```

```
                out1 = 1'bZ;
```

```
                out2 = in;
```

```
                out3 = 1'bZ;
```

```
            end
```

```
            2'b11 : begin
```

```
                out0 = 1'bZ;
```

```
                out1 = 1'bZ;
```

```
                out2 = 1'bZ;
```

```
                out3 = 1'bZ;
```

(in)

```
        end
```

```
            2'bX0, 2'b0X, 2'bX1, 2'b1X, 2'bXZ, 2'bZX, 2'bXX :
```

```
begin
```

```
    out0 = 1'bX; out1 = 1'bX; out2 = 1'bX; out3 = 1'bX;
```

```
end
```

```
            2'bZ0, 2'b0Z, 2'bZ1, 2'b1Z, 2'bZZ : begin
```

```
    out0 = 1'bZ; out1 = 1'bZ; out2 = 1'bZ; out3 = 1'bZ;
```

```
end.
```

```
        default: $display ("Unspecified control signals");
```

```
    end case
```

```
endmodule
```

NOTE:

Select Signal = X then
O/p = X

Select Signal = Z then O/p = Z
In X & Z, higher priority

is X.

While loop EX

① // Increment count from 0 to 127, exit on count 128.

```

integer count;
initial
begin
    count = 0;
    while (count < 128)
        begin
            $display ("count = %d", count);
            count = count + 1;
        end
    end
end

```

for loop

② integer count;

```

initial
for(count = 0; count < 128; count = count+1)
    $display ("count = %d", count)

```

③ / Initialize array elements

```

`define MAX_STAGES 32
integer state [0:MAX_STAGES-1];
integer i;

initial
begin
    for(i=0; i<32; i=i+2) // even locations
        state[i] = 0;
    for(i=1; i<32; i=i+2) // odd locations
        state[i] = 1;
end

```

④ Repeat loop

// increment & display count from 0 to 127

integer count;

initial

begin

count = 0;

repeat (128)

begin

\$display ("count = %d", count);

count = count + 1;

end

end

⑤ // Data buffer Module

// After it receives a data-start signal

// reads data for next 8 cycles.

module data-buffer (data-start, data, clock);

parameter cycles = 8;

input data-start;

input [15:0] data;

input clock;

reg [15:0] buffer[0:7];

integer i;

always @ (posedge clock)

begin

if (data-start)

begin

i = 0;

store data at posedge
of next 8 samples

repeat (cycles)

begin

@(posedge clock) ↑

buffer[i] = data;

i = i + 1;

end

end

end

endmodule

wait till next posedge
to latch data

Block statements < sequential block parallel block.

sequential block :-

- * The keyword : begin... end for group statements
- * characteristics :
 - The statements in a sequential block are processed in the order they are specified. A statement executes only after its preceding statement completes execution (except for non blocking assignment with intra assignment control).
 - If delay or event control is specified , it is relative to the simulation time when the previous statement in the block completed execution.
- * statements are executed sequentially .

Ex ① : Seq block without delay .

```
reg x, y;  
reg [1:0] z, w;  
  
initial  
begin  
    x = 1'b0;  
    y = 1'b1;  
    z = {x, y};  
    w = {y, x};  
  
end
```

Ex②: Seq blocks with delay.

```
reg x,y;  
reg [1:0] z,w;
```

initial

```
begin  
    x='b0; // completes at simulation time 0  
    #5 y='b1; // " 5  
    #10 z={x,y}; // " 15  
    #20 w={y,x}; // " 35
```


end

Ex③: Wave form generation.

```
begin  
    #2 stream = 1;  
    #5 stream = 0;  
    #3 stream = 1;  
    #4 stream = 0;  
    #2 stream = 1;  
    #5 stream = 0;
```

end

Assume the seq block gets executed at 10 time units.



Parallel blocks:

- * statements in this block execute concurrently.
- * keyword: fork... join for group of statements
- * This is provided for simulation features.
- * characteristic:-
 - Statements in a parallel block are executed concurrently.
 - ordering of statement is controlled by the delay (or) event control assigned to each statement.
 - If delay (or) event control is specified, it is relative to the time block was entered.
- * In simulation time, all statements in the fork..join block are executed at once.

Ex①: parallel blocks with delay.

```
reg x, y;  
reg [1: 0] z, w;  
  
Initial  
fork  
    x = 1'b0; // completes at simulation time 0  
    #5 y = 1'b1; // " " 5  
    #10 z = {x, y}; // " " 10  
    #20 w = {y, x}; // " " 20.
```

Join

- * Different simulators execute statements in different order.
Thus, the race condition is a limitation of today's simulators,
not of the fork-join block.

Ex②: parallel blocks with deliberate race condition.

```
reg x, y;  
reg [1:0] z, w;  
  
initial  
fork  
    x = 1'b0;  
    y = 1'b1;  
    z = {x, y};  
    w = {y, x};
```

join


- The keyword fork can be viewed as splitting a single flow into independent flows.
- The keyword join can be seen the independent flows back into a single flow.
- Independent flows operate concurrently.

Ex③: waveform generation.

fork

```
#2 Stream = 1;  
#7 Stream = 0;  
#10 Stream = 1;  
#14 Stream = 0;  
#16 Stream = 1;  
#21 Stream = 0;
```

join



Special features of Blocks

- Three types : 1. Nested blocks
2. Named blocks
3. Disabling of named blocks.

① Nested blocks :

① Nested blocks :

- * Blocks can be nested
- * sequential and parallel blocks can be mixed.

Eg:

initial

begin

$x = 1'b0;$

fork

#5 $y = 1'b1;$

#10 $z = \{x, y\};$

join

#20 $w = \{y, z\};$

end

② Named blocks :

- * Blocks can be given names.
 - Local Variables can be declared for named blocks
 - Named blocks are a part of the design hierarchy.
 - Variables in a named block can be accessed by using hierarchical name referencing.
 - Named blocks can be disabled. i.e., their execution can be stopped.

Ex

```
module top;
    initial
        begin : block1 // Seq block named block1
            integer i; // integer i is static and local to block1
            ...
            ...
            // can be accessed by hierarchical name, top.block1.i
        end

        initial
            fork : block2 // parallel block named block2
                reg i; // reg i is static and local to block2
                ...
                ...
                // can be accessed by hierarchical name, top.block2.i
            join

```


③ Disabling named blocks

- * Key word : disable.
- * Disable statements can only be used with named blocks.

Syntax :

```
disable named-block;
```

Notes

1)  reg [15:0] addr; Syntax: reg [MSB:LSB] Variable;
 reg [0:15] addr;
 reg [] & LSB

2) integer count[0:7]; // An array of 8-bit variable
 reg bool[31:0]; // An array of 32-one-bit boolean ~~reg~~ variable
 reg [4:0] port_id[0:7]; // An array of 8-port ids
 each port id is 5 bits wide.
 integer matrix[4:0][0:255]; // Two dimensional array of integers.

3) Vector → Single element that is n-bits wide
 array → Multiple elements that is 1-bit or n-bits wide.

4) wire a;
 ↳ multiple drivers driving a net.
 → Nets (or) Reg data types can be declared as Vectors (multiple bit widths)
Ex: wire a;
 wire [7:0] bus; // 8-bit bus
 reg CLK;
 reg [0:40] data; // Vector register, ~~data~~ 41 bits wide.

5) i) wire out;
 assign out = in1 & in2; } // Regular assignment statement.
 ii) wire out = in1 & in2; // Implicit continuous assignment statement

6) Procedural Assignment Delay.
 i) Inter Statement Delay: This is the delay by which a statements' execution is delayed. This we can call delayed assignment.
Ex: #4 sum = (A ^ B) ^ cin;

ii) Intra-Statement Delay: This is the delay b/w computing the value of the right hand side expression and its assignments to the left-hand side.

Ex: sum = #3 (A ^ B) ^ cin;

iii) Inter-statement event control

~~Ex:~~

```

begin
    Temp = D;
    @ (Posedge CLK)
        Q = Temp;
end

```

iv) Intra-statement event control

~~Ex:~~ Q = @ (Posedge CLK) D;

7) Procedural Continuous Assignments

① For Simulation

initial
begin

a=1; b=2; c=3;

#5 a = b+c; // wait for 5 units, and execute $a = \underline{b+c} = 5$
d=a; // Time continues from last line $d=5=b+c$ at $t=5$.

②

reg [6:0] sum;

reg a, b;

sum[7] = b[7]^ c[7]; // execute now

b = #15 CLK&a; // CLK & a evaluated now, 'b' changes after 15 time units.

#10 W = b&c; // 10 units after b changes, b&c is evaluated and w changes.

③

initial begin

#3 b <= a; // grab a at t=0, deliver b at t=3

#6 x <= b+c; // grab b+c at t=0, wait and assign x at t=6.

/* x is unaffected by b's change.

④ initial begin

$a = 1; b = 2; c = 3; x = 4;$

5 $a = b+c;$ // Wait for 5 units, then grab b, c and execute $a = 2+3;$

$d = a;$ // Time continues from last line, $d = 5 = b+c$ at $t=5$

$x \leftarrow \#6 b+c;$ // grab b+c now at $t=5$, don't stop, make $x = 5$ at $t=11$

$b \leftarrow \#2 a;$ // grab a at $t=5$ (end of last blocking statement)
// Deliver $b = 5$ at $t=7$. Previous x is unaffected by
'b' change of /

$y \leftarrow \#1 b+c;$ // grab b+c at $t=5$; don't stop, make
 $x = 5$ at $t = 6$.

#3 $z = b+c;$ // grab b+c at $t=8$ (#5, #3), make
 $z = 5$ at $t = 8$

$w \leftarrow x;$ // make $w = 4$ at $t = 8$.

// Starting at last blocking assign.



⑤

always @ (posedge clk)

begin

$z \leftarrow y; y \leftarrow x;$ // shift reg

$y \leftarrow x; z \leftarrow y;$ // also a shift reg





⑥ always @ (posedge clk)

begin

$z = y ; y = x ; // \text{shift reg}$

$y = x ; z = y ; // \text{parallel FF}$



⑦

Procedural Continuous Assignment

- * A procedural continuous assignment is a procedural assignment.
- * It appears with in an always or an initial statement.
- * This assignment can override all other assignments to a net or register.

There are two kinds of procedural continuous assignments.

- I) assign and deassign :- these assign to registers
- II) force and release :- these assign primarily to nets,
through they can also be used for register

- * The target of a procedural continuous assignment cannot be a part-select (or) a bit-select of a register.

① Assign - deassign

- * Key word : assign ... deassign
- * The left hand side of a procedural continuous assignments can only be a register (or) concatenation of register.
- * It can not be a part-select (or) bit select of a net (or) an array of registers.
- * It can override the effect of regular procedural assignment.
- * ~~protected~~ normally used for controlled periods of time.

MODULE PARAMETERS - "defparam"

- * Module parameters are associated with size of bus, register, memory, ALU, and so on.
- * They can be specified within the concerned module but their value can be altered during instantiation.
- * The alterations can be brought about through assignments made with "defparam". Such defparams can appear (assignments) anywhere in a module.
- * The rules of assigning values for the module parameters, deciding their size, type, etc., are all similar to those of specify parameter discussed before.

Syntax: defparam hier-path-name1 = value1,
 hier-path-name2 = value2, ...;

What does it mean to "short-circuit" the evaluation of an expression?

a) * Verilog supports numerous operators that have rules of associativity and precedence.

* In some of the expressions, the result of the expression can be evaluated early on, due to the precedence and influence to override the rest of the expression. In that expression need not be evaluated - this is called short-circuiting and expression evaluation.

Ex:

```
input in1, in2, in3, in4;  
wire wire1, wire2;  
assign wire2 = (in1 > in2) & (in3 | in4);
```

In above ex,

if the result of $(in1 > in2)$ is false (i.e.) then tools can already determine that the result of the AND operation will be 0.
Thus, there is no need to evaluate $(in3 | in4)$ and rest of the expr is short-circuited.

what is the order of precedence when both assign-deassign and force-release are used on the same variable?

a) * force statement overrides the value of assign statement until it is released.

Ex:

```
module forcerelease;  
reg [1:0] w1;  
initial begin  
$display ("1 w1 = %0d, t = %0d", w1, $time);  
assign w1 = 1;  
#5 $display ("2 w1 = %0d, t = %0d", w1, $time);  
release w1;  
#5 $display ("3 w1 = %0d, t = %0d", w1, $time);  
deassign w1;  
#5 $display ("4 w1 = %0d, t = %0d", w1, $time);  
end  
endmodule.
```

Output:

- 1 $w_1 = x$, $t = 0$
- 2 $w_1 = 1$, $t = 5$
- 3 $w_1 = 2$, $t = 10$
- 4 $w_1 = 1$, $t = 15$
- 5 $w_1 = 1$, $t = 20$

As evident from the above, the force command has overridden the assigned value earlier and relinquished it back to its assigned value after the release command.

What is the main difference force-release and assign-deassign?

assign - deassign

- * This is applicable only variables
- * used for modelling hardware behavior, but the construct is not synthesizable by most logic synthesis tools.

force - release construct

- * This is applicable for nets and variables.
- * used for design verification, and not synthesizable.

Concurrently :-

- * The functionality of the overall System is achieved by Concurrently active components communicating through their i/p & o/p ports.
- * The use of Concurrent construct, timing of interconnecting signals, and order of simulation of construct or Components. a VHDL/Verilog Simulator makes us (the users) think that such execution is being done concurrently .

Ex: primitive

<u>Continuous assignment Statement</u>	<u>Procedural assignment Statement (blocking)</u>	<u>Non-blocking procedural assignment Statement</u>	<u>Procedural continuous assignment (distant)</u>
* It occurs outside an always (or initial) statement.	* Inside an always (or initial) Statement	* Inside an always (or initial) Statement	* always (or initial) statements.
Ex: <code>wire[31:0] z;</code>		<code>reg y;</code> always @ (posedge)	<code>reg y;</code> if (en) begin end else
<code>always z = en ? Data[31:0];</code>	<code>y = 1;</code>	<code>always ...</code> <code>y <= 1;</code>	<code>begin</code> <code>else</code> <code>end</code>
* Valid LHS data type is net.	* register (or memory element)	* register or memory element	* net
* Valid RHS of assignment (expression)	* net, reg (or memory element)	* net, reg (or memory element)	* net, reg (or memory element)
↳ net, reg (or memory element)			

Structure of Verilog

// Declarations.

1. time scale
2. Module Name (input & outputs)
3. Parameter
4. Input/Output Declarations
5. Internal signal register type declarations
 - reg types (only assigned with in always statement)
.... reg Var1 ;
reg [mib : lsb] regVar2 ;
6. Internal net type declarations (only assigned outside always statement) wire, net variable .
7. Hierarchical names - instantiating another module.
8. Synchronous Procedures .
9. Combinational procedures .
10. Assign Net Variable = Combinational logic ;
11. end module .

f = (a b)
r = t

RTL Codes

1) Simple D-FF

- * pos edge triggered,
- * no set (or) reset values

```
module dff (clk, d, q);
    input clk, d;
    output q;
    reg q;
    always @ (posedge clk) begin
        q <= d;
    end
endmodule
```

2) Asynchronous Set FF

- * pos edge triggered *
- * active high asynch set.

```
module astff (clk, d, set, q);
    input clk, d, set;
    output q;
    reg q;
    always @ (posedge clk or posedge set)
    begin if (set)
        q <= 1'b1;
    else
        q <= d;
    end
endmodule
```

Asynchronous reset FF

```
module arff (clk, d, reset, q);
    input clk, d, reset;
    output q;
    reg q;
    always @ (posedge clk or posedge reset)
    begin
        if (reset)
            q <= 1'b0;
        else
            q <= d;
    end
endmodule
```

(*) Asynch set & reset flipflop

```
module arsff (clk, d, set, reset, q);
    input clk, d, set, reset;
    output q;
    reg q;
    always @ (posedge clk or posedge set
              or posedge reset)
    begin
        if (set)
            q <= 1'b1;
        elseif (reset)
            q <= 1'b0;
        else
            q <= d;
    end
endmodule
```

5) Synchronous Set FF

- * +ve edge triggered
- * active high sync set

```
module ssff(clk, d, set, q);
    input clk, d, set;
    output q;
    reg q;
    always @ (posedge clk) begin
        if(set)
            q <= 1'b1;
        else
            q <= d;
    end
endmodule
```

6) Synchronous reset FF

- * +ve edge triggered
- * active high sync reset

```
module srff(clk, d, reset, q);
    input clk, d, reset;
    output q;
    reg q;
    always @ (posedge clk) begin
        if(reset)
            q <= 1'b0;
        else
            q <= d;
    end
endmodule
```

7) Synchronous Set & Reset Flipflop

```
module ssrff(clk, d, set, reset, q);
    input clk, d, set, reset;
    output q;
    reg q;
    always @ (posedge clk) begin
        if(set)
            q <= 1'b1;
        else if(reset)
            q <= 1'b0;
        else
            q <= d;
    end
endmodule
```

8) Latch Types

- i) always @ (sel, d) begin
 - if(sel)
 - q <= d; // no else clause is q
 end
- ii) always @ (*) / Implicit sensitivity list
 - if(set)
 - q <= d;
 end
- iii) ~~Armed set latch~~
 - always @ (sel, d, set)
 - begin
 - if(sel) { if(reset) q <= 1'b0; } q <= 1'b1;
 - else if(reset) q = d; // final else clause missing
- iv) Armed set & reset ff
 - always @ (sel, d, reset, set) begin
 - if(reset) q <= 1'b0; // final else clause missing
 - else if(set) q = 1;
 - else if(sel) q = d; end

Shift registers

```

module (clk, -Q)
    input clk, reset;
    output [3:0] Q;
    reg [3:0] Q;
    always @ (posedge clk or posedge reset)
        begin
            if(reset)
                Q <= 0;
            else
                begin
                    Q <= Q << 1; //leftshift
                    Q[0] <= Q[3]; //old Q[3] is sent to Q[0]
                end
            end
        end
endmodule


```

Right Shift

// $Q \leftarrow Q + 1;$
 $Q[3] \leftarrow Q[0];$

not revised $Q[3]$ from the previous line.

LFSR



```


module (clk, reset, Q)
    input clk, reset;
    output Q;
    reg Q;
    always @ (posedge clk or posedge reset)
        begin
            if(reset) Q <= 0;
            else begin
                Q <= { Q[2:1] : Q[3]^Q[2] };
            end
        end
    endmodule

```

LFSR

Counter

- * counters are a simple type of FSM where separation of the flip flop generation code and the nextstate generation code is not worth the effort.



```
module (reset, count, clock);
    input reset, clock;
    output [3:0] count;
    reg [3:0] count;
    wire TC; // Terminal Count
    always @ (posedge clk or posedge reset)
    begin
        if(reset)
            count <= 0;
        else
            count <= count + 1;
    end
    assign TC = &count;
endmodule.
```

4-bit binary counter

```
module counter(Q, clock, clear);
    output [3:0] Q;
    input clock, clear;
    reg [3:0] Q;
    always @ (posedge clear or negedge clock)
        begin
            if(clear)
                Q = 4'd0;
            else
                Q = (Q+1) % 16;
        end
    endmodule
```

8-function ALU


Design full adder ckt by using Decoder.

Design Decoder ckt with Enable signal.

Design all basic logic gates using MUX.

Implement boolean logic function by using MUX for given $f(243)$ to

Basic RAM Cell



$$O/P = \bar{A} \text{ and } Q;$$

$$A \bar{W} \bar{E}_n = J = A \text{ and } W \text{ and } E_n;$$

$$A \bar{W} E_n = K = A \text{ and } W \text{ and } E_n.$$


Initially clear Q to zero. When data is to be written, and AND gate 1 and 2 are enabled by applying positive pulses to their respective enable inputs - now, a 1 is applied to the address line and the data is entered through the write input line W .

If $w=0, J=0$ and $K=1$ then $Q=0$

If $w=1, J=1$ and $K=0$ then $Q=1$

Thus whatever be the data on line w , the JK FF will store it. To read, we again address the cell by applying a pulse at A . AND₃ is now enabled to connect Q to the O/p.

Memory cell logic




Truth Table

Decoder

i/p	d/p
000	0000 0001
001	0000 0010
010	0000 0100
011	0000 1000
100	0000 0000
101	0010 0000
110	0100 0000
111	1000 0000

priority encoder

Encoder



Encoder d/p i/p

Shifter

	0	1	2	3	4	5	6	7
Shift left	1001	0010	0100	1000	0000	0000	0000	0000
Shift right	1001	0100	0010	0001	0000	0000	0000	0000
Barrel shift Right	1001	1100	0110	0011	1001	1100	0110	0011
Barrel shift left	1001	0011	0110	1100	1001	0011	0110	1100

Memories

```
module Memory (dataI, dataO, clk, wrn, addr);  
    parameter width = 4;  
    parameter depth = 16;  
    input [width-1:0] dataI, addr;  
    input [clk, wrn, rdn];  
    output [width-1:0] dataO;  
  
    reg [width-1:0] memory [depth-1:0];  
    reg [width-1:0] dataO;  
  
    always @ (posedge clk)  
    begin  
        if (wrn == 1'b0)  
            memory[addr] <= dataI;  
        else if (rdn == 0)  
            dataO <= memory[addr]; //Synth read  
    end  
endmodule
```

another top
combinational
assign dataO = memory[addr]


NOTE:

- ① always @ (in1 or in2 or in3 or in4) — // before verilog 2001
 - begin
 - out1 = (in1 ^ in2) & (in3 | in4);
 - end
- ② always @ (in1, in2, in3, in4) — // verilog 2001
 - begin
 - out1 = (in1 ^ in2) & (in3 | in4);
 - end
- ③ always @ (*) — // verilog 2001
 - begin
 - out1 = (in1 ^ in2) & (in3 | in4);
 - end.

Diff b/w if-else and ?: operator.

Conditional ?: Operator	if-else
* Typically used in procedural code continuous assignments	* Typically used within initial or always block.
* A TRUE and a FALSE expression is always required to be fully specified, that is, In <u>ex:</u>	* The else portion is optional in the if-else statement, <u>for ex,</u>
assign a = (b == 0) ? c : d; both the expression c and d are required	?f (en) q = d; // else is not necessarily reqd
* Expression to the left and right of the colon ":" can only be a single expression, that is, not a block of expressions, within begin-end <u>ex:</u>	* If the expression is within the if-else can be block code enclosed within a begin-end. <u>ex:</u> ?f(en) begin ---- // many expressions end else begin ---- // many expressions end
* while the ?: operator is useful in specifying simple expressions, readability is an issue when it is deeply nested.	* if-else is visually more readable code in all expressions, especially when it is nested.


4-bit Ripple Counter




clock & clear - \bar{Q}_p Signals

Q_0, Q_1, Q_2 & Q_3 - Q_p s

TFF



D-FF



$$cbar = \bar{Q}_{bar}$$

$$S_{bar} = \bar{Q}(Q_{bar} \& S)$$

$$S = \bar{Q}(S_{bar} \& cbar \& \bar{R})$$

$$\bar{Q} = \bar{Q}(Q_{bar} \& \bar{Q} \& \bar{R})$$

$$Q_{bar} = \bar{Q}(Q \& cbar)$$

$$Q = \bar{Q}(S \& Q_{bar})$$

$$Q_{bar} = \bar{Q}(Q \& \bar{Q} \& cbar)$$

Program // Ripple counter

```

module counter(Q, clock, clear);
// 20 points
    output [3:0] Q;
    input clock, clear;
    T-FF tff0(Q[0], clock, clear);
    T-FF tff1(Q[1], Q[0], clear);
    T-FF tff2(Q[2], Q[1], clear);
    T-FF tff3(Q[3], Q[2], clear);
endmodule.

```

// Edge triggered T-FF

```

module T-FF(Q, clk, clear);
    output Q;
    input clk, clear;
    edge-ff ff1(Q, ~Q, clk, clear);
endmodule.

```

// Edge triggered D-FF

```

module edge-dff(Q, Qbar, d, clk, clear);
    output Q, Qbar;
    input d, clk, clear;
    wire S, Sbar, R, Rbar, Cbar;
    assign Cbar = ~clear;
    assign Sbar = ~(Sbar & S);
    S = ~(Sbar & Cbar & ~clk),
    R = ~(Rbar & ~clk & S),
    Rbar = ~(R & Cbar & d);

```

// O/P latch

```

assign Q = ~(S & Rbar);
Qbar = ~(Q & R & Cbar);
endmodule.

```

Digital logic Devices

- 1) Transistors are basic components of for all other devices. They are used in very simple circuits as on-off switches.
- 2) Primitive digital devices such as AND, OR, NOT, XOR & FF. These components encapsulated in small LSI (or) chips. And LSI are chips that encapsulate complex functions such as decoders, muxs, adders and arithmetic units.
- 3) VLSI are complex chips that integrate several functions and components such as processors, CPUs, controllers, communication protocols, memories and more.
- 4) Programmable logic devices (PLD) are integrated chips ~~through fuses~~ with internal logic gates that are connected together through fuses.
 - The functionality of the chip is defined by a process that is called by programming.
 - The programming the chip is simply blowing some fuses b/w some of the onchip resources (gates). This operation disconnects the path b/w the resources and keeps some connections b/w others.
 - Ex: ROM, PAL and PLAs.
 - The main difference b/w these (PLA, PAL & ROM) devices is the position of the fuse and its fixed connection b/w gates.

NOTE:- since the on-chip resources are connected through fuses, the programming process can be done once.
- 5) ASICs are custom chips built for specific needs. There are two main kinds of ASICs, Sea-of-gates and cell-based chips.
 - Sea of gates chips are made of on-chip gates and wires. These connections b/w the gates are defined during the fabrication of the chip.
 - The custom chips are fully custom and all chip resources are defined during the fabrication of the chip.

- 6) CPLDs: A more complex PLD that consists of an arrangement of multiple PLD-like blocks on a single chip.
- * ~~PLD-like~~ complex PLAs.
- 7) FPGAs: Field programmable gate Arrays are devices featuring a general structure that allow very high logic capacity.

Why Programmable logic?

- 1) There is no need for complex fabrication process to implement design using FPGAs. If the board exists with the FPGA component on it, only the bit stream file is needed to program the FPGA and changes its functionality.
- 2) It is easier to design, debug and modify FPGAs rather than ASICs.

FPGA Boards: 1. Xilinx Boards 2. Altera Boards.

Difference b/w CPLD & FPGAs.

<u>FPGAs</u>	<u>CPLDs</u>
* Field programmable Gate Array	* Complex programmable logic devices like PAL.
* It contains arrays of identical logic cells	* It contains many macro cells that are grouped into function blocks.
* Speed: Application dependent	* Fast, predictable.
* Interconnections are through <u>programmable</u> interconnection array, interconnection (Routing).	* through interconnection array, (cross bar)
* Based on CLB Configuration logic blocks	* Based on PLAs & PALs.
* Large no. of FF are used	* Large no. of FFs are not necessary.
* Applied to integrated SPLDs.	* Consists of multiple SPLDs.
* HW cannot be reconfigure easily	* HW can be easily configure without power down.
* classes: Symmetrical array row-based array hierarchical PLD Sea-of-gates.	* Power consumption is high.
* Power consumption is medium medium.	

NOTES :

- * PLDs Types: ROM, PLA & PAL.
- * A PROM (Programmable Read only memory) is one time programmable device that consists of an array of read only cells.
- * PROM Types: 1. Mask programmable 2. Field-programmable.

Field Programmable

- * User can program the logic
- * Programming time is within few minutes.
- * Program can erased & reprogrammed many times using EEPROM, EEPROM.
- * chips are less expensive at low volumes.
- * Product cost is low.

Mask programmable

- * During manufacturing time period, the logic will be programmed.
- * Program time period of weeks (or) months.

- * chips are highly expensive.
- * Cost of product is high.

Applications of FPGAs

- * currently used mask-programmed gate arrays, ~~FPGA~~
- Below present few categories of such designs.

1) ASICS (Application specific ICs)

- * FPGAs is completely general medium for implementing digital logic. They are particular implementation of ASICs.

Ex: 1 megabit FIFO controller,
IBM PS/2 micro channel interface,
DRAM controller with error correction,
Printer controller and
Graphics engine, T1 n/w Transmitter/receiver
many telecommunication applications.

2) Implementation of Random logic

- * RANDOM logic circuitry is usually implemented using PALs.
- If the speed of the ckt is not of critical concern (PALs are faster than most FPGAs), such circuitry can be implemented advantageously with FPGAs.
- Currently one FPGA can implement a ckt that might require ten to twenty PALs. In future, this factor will increase dramatically.

3) Replacement ofSSI chips for Random logic

- Existing ckt's in commercial products often include a ~~not~~ SSI chips.
- In many cases these chips can be replaced with FPGAs, which often results in a substantial reduction in the required area on ckt boards that carry such chips.

4) Prototyping

- FPGAs are almost ideally suited for prototyping applications.

5) FPGA -Based Compute Engines

- A whole new class of computers has been made possible by the advent of in-circuit reprogrammable FPGAs. These in/cd consists of a board of such FPGAs, usually with the pins of neighboring chips connected.
- The idea is that a software program can be "compiled" (using high level, logic-level and layout-level synthesis techniques or by hand) into hardware rather than software. This hardware is then implemented by programming the board of FPGAs.
- This approach has two major advantages.
 - 1) No instruction fetching overhead required by traditional processor, as the hardware directly embodies the instructions. This can result in speed up of the order of 100.
 - 2) The computing medium can provide high levels of parallelism, resulting further speed increase.

Complex Programmable Logic Devices (CPLDs)

- ① Altera MAX 7000 & MAX 9000 families
2. Atmel ATF and ATV families
3. Lattice isp LSI family
4. Lattice (Vantis) MACH family
5. xilinx xc 9500 family.

Basics:

PLA :- It contains both AND plane and OR plane are programmable.

Drawback! 1. Hard to fabricate correctly

2. Reduce the Speed-performance of the ckt implementation.

PAL :- It consists Programmable AND plane and fixed OR plane. It have become more popular in practical applications.

→ For PAL, OR plane is fixed and from OR gate contains extra circuit. (macrocell).





fig ②: Macro cell

→ In many PAL, this extra circuitry is added at the o/p of each OR gate to provide additional flexibility (called macrocell).

→ The MUX o/p is feed back to the AND plane in the PAL. This feedback connections allows the logic function produced by the MUX to be used internally in the PAL, which allows the implementation of ckt that have multiple stages (or) levels of logic gates.

→ * The PLA & PAL Supports Combined ref Inputs plus outputs of not more than 32.



fpgPLA structure

Programming of PLAs and PALs

- A computer system that runs CAD tools is connected by a cable to a dedicated programming unit.
- Once the user has completed the design of a ckt, the CAD tool generates a file, often called programming file or fuse map, that specifies the state that each switch in PLD should have, to realize correctly the designed ckt.
- The PLD is placed into the programming unit, and programming file is transferred from the computer system.
- The programming unit then places the chip into a special programming mode and configures each switch individually.
- The programming procedure may take few minutes to complete.
- The programming unit can automatically "read back" the state of the switch after programming to verify that the chip has been programmed correctly.
- NOT supported in-system programming (ISP).
- The ISP means to perform the programming while chip still attached to the circuit board.

CPLDs

- It contains multiple circuit blocks on a single chip, with internal wiring resources to connect the ckt blocks.
- Each block is similar to a PLA or a PAL (PAL-like blocks).
- The PAL-like blocks that are connected to a set of interconnection wires.
- Each PAL-like block is also connected to the sub ckt labeled I/O block, which is attached to a row of chip's input and output pins.
- The CPLD typically have about 16 macrocells in a PAL-like block.
- The CPLD usually provide 6 to 20 inputs to each OR gate.




fig (3): structure of CPLD.




Fig ④: PAL like block (It contains set of blocks)

- * → One 1/p to XOR gate in fig ④ can be programmably connected to 1 or 0.
If 1, then the XOR gate complements the OR-gate o/p.
If 0, then XOR gate has no effect.

- The flip flop is used to store the o/p value produced by OR gate.
- Each tri-state buffer is connected to a pin on the CPLD package.
- The tri-state buffer acts as a switch that allows each pin to be used either as an o/p from the CPLD or as an i/p.
- To use pin as o/p corresponding tri-state buffer is enabled, acting as a switch that is turned on.

- If pin is used as i/p, then tri-state buffer is disabled, acting as a switch that is turned off.
- In this case an external source can drive a signal onto the pin which can be connected to other macro cells using the interconnection wiring.

- The interconnection wiring contains programmable switches that are used to connect the PAL-like blocks.

- Each horizontal wire can be connected to some of the vertical wires that is 8 wires, but not all of them.
- Extensive research has been done to decide how many switches should be provided for connection b/w wires.

NOTE: When a pin is used as an i/p, the macrocell is allocated with that pin cannot be used and therefore wasted.

- ② Some CPLDs include additional connection b/w the macrocell and the interconnection wiring that avoids wasting macrocells in such situations.

NOTE ①: For CPLD programming we won't use programming unit because inconvenient for larger CPLDs for two reasons.

- i) more than 200 pin on the chip package, these pin are often ^{easily breakable} fragile and easily bent.
- ii) Programmed in a programming unit, a socket is required to hold the chip. Sockets for larger QFP packages are very expensive; they sometimes cost more than the CPLD device itself.

NOTE ②: Once a CPLD's programmed, it remains the programmed state permanently, even when the power supply for the chips is turned off. This property known as non-volatile programming.

NOTE ③: CPLD support In-system programming (ISP) technique.

NOTE ④: QFP (Quad Flat pack) package \rightarrow > 200 pins

PLCC (plastic Leaded chip carrier) package \rightarrow fewer 100 pins.

- * QFP package has pins on all four sides, pin extended outward from package, with down ward-curving shape.
- * PLCC's package pins wrap around the edges of the package.
- * QFP much thinner than PLCC.
- * The PLCC package much thinner than DIP packages.

NOTE ⑤ PLA & PAL \longrightarrow DIP packages

CPLDs \longrightarrow PLCCs & QFP.

In most CPLDs contain the same type of programmable switcher that were used in SPLDs.

\Rightarrow Each macro cell contains 20 equivalent gates (NAND equivalent).
So, for SPLD contains 8 macro cells \Rightarrow equivalent gates are $20 \times 8 = 160$.
for CPLD \Rightarrow 500 macrocells \Rightarrow $20 \times 500 = 1000$.

If nowadays 1000 equivalent gates is not large - To implement larger circuits choose FPGA chips & it is convenient to use a different type of chip that has larger capacity.

Field-Programmable Gate Arrays (FPGAs)

- * FPGAs are quite different from SPLDs and CPLDs because FPGAs do not contain AND or OR planes.
- * FPGAs contain main three types of resources:
 1. logic-blocks
 2. I/O blocks for connecting to the pins of the package.
 3. Interconnection wires and switches.
- * The logic blocks are arranged in a two-dimensional array, and interconnection wires are organized as horizontal and vertical routing channels between rows and columns of logic blocks.
- * The routing channels contain wires and programmable switches that allow the logic blocks to be interconnected many ways.
- * Programmable connections also exists between the I/O blocks and the interconnection wires.
- * The actual no. of programmable switches and wires in an FPGA varies in commercially available chips.
- * The FPGAs can be used to implement logic ckt of more than a million equivalent gate size.
- ⇒ FPGA products: Altera and Xilinx.
- ⇒ The FPGA chips are available in a variety of packages, including PLCC and QFP package and also Pin Grid Array (PGA) package and another Ball Grid Array (BGA) package.
 - ⇒ A PGA package may have upto a few hundred pins total, which extended straight outward from the bottom of the package, in grid pattern.
 - ⇒ The BGA is similar to the PGA except that pins are small round balls, instead of posts.
 - ⇒ The Advantage of BGA package is that the pins are very small, hence more pins can be provided on a relatively small package.

- * Each logic block in an FPGA typically has small no. of I/Ps and O/Ps. These logic blocks contain different types.
 - * The most commonly used logic block is a Lookup Table (LUT), which contains storage cells that are used to implement a small logic function. Each cell is capable of holding a single logic value, either 0 or 1. The stored value is produced as the o/p of the storage cell.
- * LUTs of various sizes may be created, where the size is defined by the no. of I/Ps.




Fig ① ext for a two I/P LUT

$$x_1, x_2 \rightarrow \text{I/P}$$

$$f \rightarrow \text{O/P}$$

* Two variable truth-table has four rows, this LUT has four storage cells.

<u>Example</u>		
x_1	x_2	f_1
0	0	1
0	1	0
1	0	0
1	1	1




Fig ② Implementation for given Truth Table.

- * The one storage cell corresponds to the o/p value in each row of the truth table.

NOTE: In commercial chips, LUTs usually have either four (or) five I/Ps, which requires 16 or 32 storage cells respectively.





Fig: Prog. vision
NOR plane

$$f_1 = (x_1 + x_3)(x_4 + \bar{x}_2)(\bar{x}_1 + x_2 + x_3)$$

$$f_2 = (x_4 + \bar{x}_3)(\bar{x}_1 + x_2)(x_1 + \bar{x}_2)$$



$$f_1 = \overline{\bar{x}_1 + \bar{x}_2} = x_1 x_2$$

$$p_2 = x_1 x_3 ; \quad p_3 = \bar{x}_1 \bar{x}_2 x_3 ; \quad p_4 = \bar{x}_1 \bar{x}_2 \bar{x}_3$$

$$f_1 = p_1 + p_2 + p_3 = x_1 x_3 + x_1 x_2 + \bar{x}_1 \bar{x}_2 x_3$$

$$f_2 = p_1 + p_4 = x_1 x_2 + \bar{x}_1 \bar{x}_2 \bar{x}_3$$

- * From ^(fig) EEPROM, the floating gate extends down wards so that it is very close to the top surface of the channel.
- A high current flowing through the channel causes an effect, known as Fowler-Nordheim tunneling, in which some of electrons in the channel "tunnel" through the insulating glass at thinnest point and become trapped under the floating gate.
- * After the programming process is completed, the trapped electrons repel other electrons from entering channel.
- When $V_g = 5V$ is applied to the EEPROM transistor, which would normally cause it to turn on, the trapped electrons keep the transistor turned off. Hence NOR plane in fig, programming is used to "disconnect" inputs from the NOR gates.
- For the V_{DD} s that should be connected to each NOR gate, the corresponding EEPROM transistors are left in the unprogrammed state.
- For erasing step, we have to use opposite polarity of voltages for programming. In this case, the applied voltage causes the electrons that are applied trapped-under floating gate to tunnel back to the channel. The EEPROM transistor returns original state and again acts like a normal NMOS transistor.
- ⇒ For EPROM programming is similar to EEPROM, but, erase process is it must be exposed to light energy of specific wavelengths. To facilitates this process, chip based on EPROM technology are housed in package with a clear glass window through which the chip is visible. To erase chip, it is placed under an ultraviolet light source for several minutes. Because erasure of EPROM transistors is more awkward than the electrical process used to erase EEPROM transistor.

PLA Implementation - Using EEPROM Transistor





fig: Programmable NOR Plane.

Programmable switch.



EEPROM Transistor.

- * Now a days common usage of programmable switch is EEPROM Transistor.
- * The switch consists two transistors connected in series, an NMOS transistor and an electrically erasable programmable read-only memory (EEPROM)-transistor.
- * The EEPROM Transistor has two gates:
 1. Normal gate that an NMOS transistor
 2. Floating-gate .
- * The floating-gate is named because it is surrounded by insulating glass and it is not connected to any part of the transistor.
- * When the transistor is in the original unprogrammed state, the floating gate has no effect on transistor's operation and it works as a normal NMOS transistor.
- * During normal use of the PLA, the voltage turn on the floating gate V_F is set to V_{DD} by default and the EEPROM transistor is turned on (typically $V_F = 12V$ for turning on the transistor with higher than normal voltage level, which causes a large amount of current to flow through the transistor's channel).

Implementation details for SPLDs, CPLDs and FPGAs.

$\times \rightarrow$ symbol represents programmable switch in PLA or PAL, SPLDs.

- * In commercial SPLDs two main technologies are used to manufacture the programmable switches.
- ① The oldest technology is based on using metal-alloy fuses as programme links.
- ② Programmable switch implemented using programmable transistor.


NOTE(1) oldest technology — metal-alloy.


* The metal-alloy fuses; in this technology PLAs and PALs were manufactured so that each pair of horizontal and vertical wires that cross is connected by a small metal fuse. When chip is programmed, for every connection that is not wanted in the circuit being implemented, the associated fuse is melted. This programming process is not reversible, because the melted fuses are destroyed. So, now a days we are not used this technology.

NOTE(2): New technology — programmable transistor.

- * This technology is used in SPLDs is also applicable to CPLDs.
- * The PLA to be useful for implementing a wide range of logic functions, it should support both functions of only few variables and functions of many variables.
- * The fan-in high, the best type of gate to use is the NMOS NOR gate. Hence PLAs are usually based on this type.

PLA Implementation — Using NOR-NOR logic.





$$P_1 = \overline{x_1 + x_2} \quad (= \overline{x_1 + x_2} = \overline{x_1} \cdot \overline{x_2}) = x_1 \cdot \overline{x_2}$$

$$P_2 = \overline{x_1 + x_3} = \overline{x_1} \cdot \overline{x_3}$$

$$P_3 = \overline{x_1} \cdot \overline{x_2} \cdot x_3$$

$$P_4 = x_4 \cdot x_2$$

$$P_5 = \overline{x_4} \cdot \overline{x_2} \cdot \overline{x_3}$$

$$P_6 = x_4 \cdot \overline{x_1} = 0$$

$$\therefore f_1 = P_1 + P_2 + P_3$$

$$= x_1 \cdot \overline{x_2} + \overline{x_1} \cdot \overline{x_3} + \overline{x_1} \cdot x_2 \cdot x_3$$

$$f_2 = P_4 + P_5 + P_6$$

$$= x_4 \cdot x_2 + \overline{x_4} \cdot \overline{x_2} \cdot \overline{x_3}.$$

Implementation of FPGA

- * FPGAs do not use EEPROM technology to implement the programmable switches. Instead the programming information is stored in memory cells, called SRAM cells.
- * An SRAM cell is used for each truth-table value stored in LUT. SRAM cells are also used to configure the interconnection wires in an FPGA.




fig: Pass transistor switches in FPGAs.

- ⇒ The logic block shown produces its o/p f_1 , which is driven onto the horizontal wire drawn in Red. This wire can be connected to some of the vertical wires that it crosses, using programmable switch.
- * Each switch is implemented using NMOS transistor, with its gate terminal controlled by a SRAM cell. Such a switch is known as a pass-transistor switch.
- * If a 0 is stored in an SRAM cell, then the associated NMOS transistor is turned off. But if a 1 is stored in an SRAM cell, then the associated NMOS transistor is turned ~~off~~ ON. This switch forms a connection b/w the two wires attached to its source and drain terminals.
- * The no. of switches that are provided in the FPGA depends on the specific chip architecture.

Switch types : 1. Pass transistor

2. Tristate buffer

3. Multiplexer

→ Transmission gate.




fig: Restoring a high voltage level.

- * Assume V_A signal passes through another pass Transistor switch before reaching its destination at another logic block.
- * The Signal V_B has the same value as V_A because the threshold voltage drop occurs only when passing through the first pass-transistor switch.
- * To restore the level of V_B , it is buffered with an inverter. A PMOS transistor is connected b/w the V_D of the inverter and V_{DD} , and its gate is controlled by the inverter's o/p.
- * The PMOS transistor has no effect on the inverter's o/p voltage level when $V_B = 0V$. But when $V_B = 3.5V$ then the inverter o/p is low, which turns on PMOS transistor. This ~~transistor~~ ~~switches~~ restores

This (PMOS) transistor ^{quickly} restores V_B to the proper level of V_{DD} , thus preventing current from flowing in the steady state.

* Instead of using this pull-up transistor solution, another possible approach is to alter the threshold voltage of PMOS transistors (during the integrated circuit manufacturing process) in the inverter above fig. Such that magnitude of its threshold voltage is large enough to keep the transistor turned off when $V_B = 3.5V$.

^{cont} * In commercial FPGAs both (SRAM & Restoring high voltage level switch) of these solutions are used in different chips.

NOTE: NMOS, PMOS & Transmission gates \Rightarrow Voltage level problem


* Each switch has two drawbacks.

1. Both NMOS & PMOS transistors in the switch increases the capacitive loading on the interconnection wires, which increases the propagation delays and power consumption.

2. The transmission gate takes more chip area than does a single NMOS transistor.

^{Info} Commercial FPGAs chips do not currently use transmission gate switches.

Trade off for semiconductor non volatile memories show that the complexity and cost as erase and programming flexibilities.



UV EEPROM (PROM)

EPROM

EEPROM

- * EEPROM uses an NMOS array with an isolated-gate structure. This isolated transistor has no electrical connections and can store an electrical charge for indefinite periods of time. The data bits in this type of array are represented by the presence or absence of a storage gate charge. Erasure of a data bit is a process that removes the gate charge.

UVPROMs

- * The isolated gate in the FET of an ultra-violet EEPROM is 'floating' with oxide insulating material.
- * The programming process causes an electron to be removed from the floating gate. Erasure is done by exposure of the memory array chip to high-intensity ultra-violet radiation through Quartz windows on top of the package.
- * The positive charge stored on the gate is neutralized after several minutes to an hour of exposure time.


EEPROM * It can be erased & programmed with electrical pulses.

- * It is In-circuit programming.

EEPROM Floating-gate
Metal Nitride-Oxide-Silicon (MNOS)


- * The application of a voltage on the control gate in floating gate structure permits the storage and removal of charge from the floating gate.

Flash memory




→ For Programming initializing all cells are at the '1' state because charge was removed from each cell in a previous erase operation. The programming operation adds an electron (charge) to the floating gate of those cells that are to store a '0'.

Programming




fig(3): To store a '0', a sufficient positive voltage is applied to the control gate with respect to the source to add charge to the floating gate during programming.




fig(4): To store '1' no charge is added and the cell is left in the erased condition.

Reading

⇒ For read operation; a positive voltage applied to the control gate.




fig(5): When '0' is read, the transistor remains off because the charge on the floating gate prevents the read voltage from exceeding the turn-on threshold.



fig(6): When a '1' is read, the transistor turns on because the absence of charge on the floating gate allows the read voltage to exceed the turn-on threshold.

Erase



fig(7): To erase a cell, a sufficient positive voltage is applied to the source with respect to the control gate to remove charge from the floating gate during the erase operation.

NOTE:

- * A flash memory is always erased prior to being reprogrammed.
- * Once programmed, a cell can retain the charge for upto 100 years without any external power.

Programming Technologies


12 35

- 1) Static RAM Technology
- 2) Anti-fuse Programming Technology
- 3) EEPROM & EEPROM Programming Technology
- 4)


General Architecture of FPGA & CPLD

- 1) Symmetrical Array
- 2) Row-based
- 3) Hierarchical PLD
- 4) Sea-of-gates.


① Symmetrical Array




② Row-based



③ Hierarchical PLD



④ Sea of gates




Programming Technologies

- * The word "switch" refers to the entities that allow programmable connections b/w wire segments. This can also called programming element.
- * Programming Technologies that are currently in use in commercial products are: static RAM cells, anti-fuse, EEPROM transistors and EEPROM transistors.
- The programming elements are used to implement the programmable connections among the FPGA's logic block, and a typical FPGA may contain more than 100,000 programming elements. For these reasons, the element should have following properties:
 - * the programming element should consume as little chip area as possible.
 - * the programming element should have low on-resistance and a very high off-resistance.
 - * the programming element should contribute low parasitic capacitance to the wiring resources to which it is attached, and
 - * it should be possible to reliably fabricate a large nof programming element on a single chip.
- Depending upon the application in which the FPGA is to be used, it may also be desirable for the programming element to possess other features.
 - Ex: a programming element that is non-volatile might be attractive, as well as an element that is re-programmable. Reprogrammable elements make it possible to re-configure the FPGA, perhaps without even removing from the circuit board.
 - . Finally, in terms of ease of manufacture, it might be desirable if the programming element can be produced using a standard CMOS technology.

Static RAM Technology

- The static RAM programming technology is used in FPGAs produced by several companies: Altera, Convergent Logic, Plessey Semiconductors and Xilinx.
- In these FPGAs, programmable connections are made using pass-transistors, transmission gates or multiplexers that are all controlled by SRAM cells.



Fig(1) Static RAM Programming Technology.

In Fig(1) (a) and (b) the RAM cell controls whether the pass gates are on or off. When off, the pass gate presents a very high resistance between the two wires to which it is attached.

- When pass gate is turned on, it forms a relatively low resistance connection b/w two wires.
- For multiplexer approach, fig (1)(c), the RAM cells controls which of the multiplexer's I/O should be connected to its O/P. This scheme would typically be used to optionally connect one of several wires to a single I/O of a logic block.
- The logic blocks may be interconnected using a combination of pass-gates and multiplexers.
- static RAM is volatile, area is more, at least five transistors needed for each RAM cell permanent storage cell.
- The major advantage of this technology is that provides an FPGA that can be reconfigured (In-circuit) very quickly and it can be produced using a standard CMOS technology.

(2) EEPROM and EEPROM Programming Technology

- This technology used Altera Corp. and plus logic.
- This technology is the same as that used in EPROM memories.
- Unlike a simple mos transistor, an EEPROM transistor comprises two gates, a floating gate and a select gate.
- The floating gate positioned b/w the select gate and transistor channel. Is so named because it is not ~~an~~ electrically connected to any circuitry.
- In its Normal (unprogrammed) state, no charge exists on the floating gate and transistor can be turned ON in the normal fashion using the select gate.
- However when the transistor is programmed by causing a large current to flow b/w the source and drain, a charge is trapped under the floating gate.
- This charge has the effect of permanently turning the transistor OFF. In this way, the EEPROM transistor can function as programmable element.
- An EEPROM transistor can be reprogrammed by first removing the trapped charge from the floating gate.
- Exposing the gate to ultra violet light excites the trapped electrons to the point where they can pass through the gate oxide into the substrate.




fig @ EEPROM Programming technology

- The EEPROM connected two wires, and used as pull-down transistor, for logic block input.

* In Fig (B),

one wire is called the "wordline" (using memory technology) is connected to the select gate of EEPROM transistor.

→ As long as the transistor has not been programmed into the OFF state, the word line can cause the "bit line", which is connected to a logic block input to be pulled to logic zero.

NOTE: In many EEPROM transistors, each driven by a different word line, are connected to the same bit line. Since a pull-up tr_x is present on the bit line, this scheme allows EEPROM tr_x to not only implement connections but also to realize wired-AND logic functions.

* Advantage: re-programmable but not require external storage.

- Can not be re-programmed in-circuit but in static RAM we can re-programmed in-circuit.

DisAdvantage: the register consumes static power.

* In EEPROM approach (offered by AMD) is similar to the EEPROM.

~~Adv~~ It can be re-programmed in-circuit.

DisAdv

- Consume the chip area is twice as EEPROM transistors.

- require multiple voltage sources (for re-programming)


MULTI LEVEL Synthesis

15

- The logic function has two level stages (1) SOP (2) POS
 - 1. ~~SOP~~ SOP \Rightarrow first level comprises AND gates that are connected to second level 'OR' gate
 - 2. POS \Rightarrow first level OR gates feeds the second level AND gate.
- Assume both (SOP & POS) true and complemented versions of the $\oplus/\oplus\oplus$ Variables are available so that NOT gates are not complement the ~~not~~ variables.
- Consider $f(x_1, x_2, \dots, x_7) = x_1 x_3 \bar{x}_6 + x_1 x_4 \bar{x}_5 \bar{x}_6 + x_2 x_3 x_7 + x_2 x_4 \bar{x}_5 \bar{x}_7$
 This function we can implement easily using CPLD.
 But in FPGA can also implement, using 2- $\oplus/\oplus\oplus$ LUTs.
 If SOP expression for f requires three- and four-input AND operation and a four-input OR, it can not be directly implemented in this FPGA. The problem is that the fan-in required to implement the function is too high for our target chip architecture.
- \Rightarrow To solve fan-in ~~problem~~ problem, f must be expressed in a form that has more than two levels of logic operations. Such a form is called a multi-level logic expression.
- \Rightarrow Different approaches for Synthesis of multilevel circuits.
 Here we will discuss
 1. factoring
 2. functional decomposition.

(1) Factoring


$$\begin{aligned} f &= x_1 \bar{x}_6 (x_3 + x_4 x_5) + x_2 x_7 (x_3 + x_4 x_5) \\ &= (x_1 \bar{x}_6 + x_2 x_7)(x_3 + x_4 x_5). \end{aligned}$$



→ Ag: Implementation in an FPGA.

Fan-in Problem

- The fan-in restrictions were caused by the fixed structure of FPGA, where each LUT has only two inputs. However even when target chip is not fixed, the fan-in may still be an issue.



$$\begin{aligned}
 f &= x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4 \bar{x}_5 \bar{x}_6 + \\
 &\quad x_1 x_2 \bar{x}_3 \bar{x}_4 \bar{x}_5 x_6. \\
 &= x_1 \bar{x}_4 x_6 (\bar{x}_2 x_3 x_5 + x_2 \bar{x}_3 x_5) \\
 &= \underline{\text{3 AND}} + \underline{\text{1 OR}}
 \end{aligned}$$

Functional Decomposition

- Complexity of a logic circuit, in terms of wiring and logic gate, can often be reduced by decomposing a two-level circuit into subcircuits, where one or more subcircuits implement functions that may be used in several places to construct the final circuit.

Consider minimum cost SOP expression

$$f = \bar{x}_1 x_2 x_3 + x_1 \bar{x}_2 x_3 + x_1 x_2 \bar{x}_4 + \bar{x}_4 \bar{x}_2 x_4$$

∴ The function consists of AND

OR

NOT

18 I/P (wires) to all gates.

∴ The fan-in is three for AND gate

four for OR "

The reader should observe that this case we have included the cost NOT gate needed to complement x_1 & x_2 .

⇒ factoring $\begin{matrix} x_3 \\ \text{from} \end{matrix}$ & $\begin{matrix} x_4 \\ \text{from} \end{matrix}$

$$f = x_3 (\bar{x}_1 x_2 + x_1 \bar{x}_2) + (\bar{x}_1 x_2 + x_1 \bar{x}_2) x_4$$

$$\text{let } g = \bar{x}_1 x_2 + x_1 \bar{x}_2$$

$$\Rightarrow \bar{g} = x_1 x_2 + \bar{x}_1 \bar{x}_2$$

$$\therefore f = g x_3 + \bar{g} x_4$$

Here fan-in has been reduced to two and only 15 I/Ps.

The cost of this Ckt is lower than the cost of its two-level equivalent. The trade-off is an increased propagation delay because the Ckt has three or more levels of logic.

The SOP $f = \bar{x}_3 + x_1\bar{x}_2$ implement Verilog code in CPLD & FPGA

```

module example1 (x1, x2, x3, f);
    input x1, x2, x3;
    output f;
    assign f = (~x1 & ~x2 & ~x3) | (~x1 & x2 & ~x3) |
                (x1 & ~x2 & ~x3) | (x1 & ~x2 & x3) |
                (x1 & x2 & ~x3);
endmodule

```

But in FPGA.

We have to derive LUT. If we consider four-1/p Look up table,

	\bar{x}_1	\bar{x}_2	\bar{x}_3	\bar{x}_4	f
0	X	0	0	0	1
x_1	X	0	0	1	0
x_2	X	0	1	0	1
x_3	X	1	0	0	1
x_4	X	1	0	1	1
	X	1	1	0	1
	X	1	1	1	0

LUT

$f = \bar{x}_2x_3 + x_1\bar{x}_3x_4$ despite a Verilog code.

```

module example2 (x1, x2, x3, x4, f);
    inputs x1, x2, x3, x4;
    output f;
    assign f = (~x1 & ~x2 & x3 & ~x4) | (~x1 & ~x2 & x3 & x4) |
                (x1 & ~x2 & ~x3 & x4) | (x1 & ~x2 & x3 & ~x4) |
                (x1 & x2 & ~x3 & x4) | (x1 & x2 & x3 & ~x4);
endmodule


```

$$\# f = (x_4 \bar{x}_6 + x_2 x_7) (x_3 + x_4 x_5)$$


for implementation using CPLD \Rightarrow we need one macrocell

" " FPGA \Rightarrow we need more than one LUT.
(4-9/p LUTs).

because there are seven 7/pd.



fig① SOP realization.



fig② factored realization.

* One LUT produces the term $S = x_1 \bar{x}_6 + x_2 x_7$

The other LUT implements four 7/p function $f = S x_3 + S x_4 x_5$.

module example3 (x1, x2, x3, x4, x5, x6, x7, f)

input x1, x2, x3, x4, x5, x6, x7;

output f;

assign f = (x1 & x3 & !x6) | (x1 & x4 & x5 & !x6) |
(x2 & x3 & x7) | (x2 & x4 & x5 & x7);

endmodule