

Unit - V Introduction to Digital Signal Processors


DSP functionalities - Circular buffering
DSP architecture - Fixed and floating
Point architecture Principles - Programming
Application examples.

DSP Processor :-

A Digital Signal Processor (DSP) is a specialized microprocessor (or a SIP block) with its architecture optimized for the operational needs of Digital Signal Processing.

Basic Block Diagram of DSP Processor :-

The basic Block diagram of DSP Processor is shown in figure, which consists of Analog to Digital Converter used to convert analog input signal to digital signal, and DSP Processor which



is usually a filter (FIR (or) IIR) which perform operation and Digital to analog Convert. Converts the Digital output to analog output.

Common features required for DSP Processor are as follows


- * Harvard Architecture
- * Dedicated MAC [Multiplier - Accumulator]
- * Pipelining
- * Hardware Circular buffer.
- * DMA.
- * Saturation Arithmetic.
- * Cache memory

Different types of DSP Architectures :-

1. Von - Neumann architecture
2. Harvard architecture
3. Modified Harvard architecture

Von-Neumann Architecture $\div$


All the General Purpose Processor normally have this type of Architecture as shown in figure.



The architecture shares same memory for Program and data. The processors perform instruction fetch, decode and execute operations sequentially. In such Architecture, the speed can be increased by pipelining. This type of architecture not much suitable for DSP Processor.


Harvard Architecture $\frac{\infty}{0}$

The Harvard architecture has separate memories for Program and data. There are also separate address and data buses for Program and data. Because of these separate on-chip memories and internal buses, the speed of execution in Harvard architecture is high.



Modified Harvard Architecture $\frac{e}{o}$

The block diagram shows the Modified Harvard Architecture.



The Data Memory Address and Data buses are used to transfer the data from Program memory to data memory and Vice-Versa.

Normally the Program memory and data memory addresses are generated by Separate address generators.

Hardware Multiplier - Accumulator (MAC) Unit:


Most of the operations in DSP involve array multiplication. The operations such as Convolution, Correlation require multiply and accumulate operations.

In real time applications, the array multiplication and accumulation must be completed before next sample of input comes. This requires very fast implementation of multiplication and accumulation.

The dedicated hardware unit called MAC is used. It is called Multiplier - Accumulator (MAC).

The output of multiplier is stored into the product register. This product register contents are added to accumulator register Acc in central ALU.

The Block diagram of typical MAC unit shown below.



The DSP Processors have a special Instruction called MACD. This means multiply accumulate with data shift.

Pipelining :-

Any instruction Cycle can be split in following micro instructions:

- 1) **Fetch** : In this phase, an instruction is fetched from the memory
- 2) **Decode** : In this phase, an instruction is decoded
- 3) **Read** : In this phase, An operand required for the instruction is fetched from the data memory
- 4) **Execute** : The operation is executed and result are stored at appropriate place.

Each of the above operations are independent can be separately executed in different functional unit to speed up the processing is called Pipelining

Instruction execution, without pipeline cycle.

Value of Clock T	Fetch	Decode	Read	Execute
1	I ₁			
2		I ₁		
3			I ₁	
4				I ₁
5	I ₂			
6		I ₂		
7			I ₂	T
8				I ₂

Note: 8 T cycles required to complete 2 instructions.

Instruction execution with pipeline.

Clock T cycles	Fetch	Decode	Read	Execute.
1	I ₁			
2	I ₂	I ₁		
3	I ₃	I ₂	I ₁	
4	I ₄	I ₃	I ₂	I ₁
5	I ₅	I ₄	I ₃	I ₂
6		I ₅	I ₄	I ₃
7			I ₅	I ₄
8				I ₅

Note: 5 Instructions are completed in 8 T cycles.


(9)

VLIW Architecture and Multiple ALU's

DSP Processors use Very Long Instruction Word (VLIW) Architecture.

VLIW Architecture consists of multiple number of ALUs, MAC units, Shifters etc..


The block diagram of VLIW architecture shown below.



Normally 8-functional units are preferred. This number is limited by Hardware Cost of the multiported register file and Crossbar switch.

Single Instruction Multiple Data (SIMD) :-

The SIMD is the technique used to data level parallelism.



The data is distributed across different parallel computing units. These computing units are called processing units. (PU)


Advantages :-

- * Single Instruction Very efficiently Complete data process.
- * Many Data in single Instruction

Disadvantages :-

- * All algorithms Cannot take Advantage of SIMD.
- * Most of the Compilers do not generate SIMD instruction.
- * Number representation mismatch may occur.

Hardware Circular Buffer



Hardware Circular Buffer are required in DSP Processor to Perform the Circular Convolution operation. The data are access in a Circular fashion.

Addressing in Sequence of

$x(0) \ x(1) \ x(2) \ x(3) \ x(0) \ x(1) \ \dots$

Addressing Modes

The addressing mode is the method of specifying the data to be operated by an instruction.

The following are addressing modes:

- * Direct addressing mode
- * Memory mapped register addressing
- * Indirect addressing mode
- * Immediate addressing mode
- * Dedicated register addressing
- * Circular addressing
- * Bit Reversed Addressing mode


Direct Addressing Mode :-

In direct Addressing, the lower 7 bits of data memory address are specified directly in the instruction itself. The upper 9 bits of the address will be the content of data memory page pointer (DP).

Example :-

ADDC 2Ch

addresses of data is generated by appending 9 bits of address for DP register and 2C 7 bits



Memory Mapped Register Addressing Mode :-

In memory mapped register addressing the address of the memory mapped register can be specified as direct address in the instruction.

Example :

LAMM 16h ; Load accumulator
with Content of
memory mapped
register mapped
to address 16h.

Indirect Addressing Mode :-

In indirect addressing mode, the
data memory address is specified by
the content of one of the eight auxiliary
registers AR0 - AR7

AR can be updated automatically
either after or before the operand ~~is~~
is fetched.

Example :

LACC * , 0 ; Load the Content of data
memory addressed by AR
to accumulator without
left shift.

Immediate Addressing Mode :-

In Immediate addressing, the data is specified as a part of the instruction itself.

Example :-

ADD #4Ah. 4A is data followed immediately after opcode.

Dedicated Register Addressing Mode :-

In dedicated Register addressing mode, the address of one of the operands is specified by a dedicated CPU register BMAR (Block Move Address Register).

In this addressing mode a block of data can be moved to another location

Example :-

BLDD BMAR 6Fh; the source address is content of BMAR. Destination address is DP_{reg} and 6F

Circular Addressing $\frac{\infty}{0}$

The circular addressing is similar to indirect addressing. This addressing mode allows the specified memory buffer to be accessed sequentially with a pointer, which wraps around like circle.

The four circular buffer registers namely,

CBSR1: } Circular Buffer
CBSR2: } Start address
Register

CBER1: } Circular Buffer
CBER2: } End address
Register.

Bit Reversed Addressing Mode:

In bit reversed addressing, the address is incremented/decremented in the bit reversal order. and address is specified by AR Register.

Example :

MAC 14F0h, *BRO+

(16)

Content Program memory is multiplied by data memory and added to the Acc Register

DSP Architecture $\div$

Types of Dsp Architecture

- * Floating Point Arithmetic Processor
TMS 320C3X

- * Fixed Point Arithmetic Processor
TMS 320C5X
TMS 320C54X.

Fixed Point DSP Architecture $\div$


TMS 320C5X $\div$

Features of TMS 320C5X DSP Processors

- * 16-bit CPU
- * 20 to 50 ns execution time
- * 16x16 bit Multiply/Accumulate (MAC)
- * 64K x 16 bit external Program memory
- * 64K x 16 bit data memory
- * 64K x 16 bit external I/O Port
- * 2K to 32K x 16 bit on-chip PROM
- * 4 to 9K x 16 bit on-chip RAM.

- * Synchronous, TDM and buffered Serial ports
- * Inbuilt PLL (Phase lock loop)
- * JTAG Ports

Block Diagram of TMS 320C5X Processor.



The TMS 3205X Processors have an advanced version of Harvard architecture with separate buses for Program and Data, which facilitate simultaneous access of Program and Data.

The Architecture of TMS 3205X Processor can be broadly divided into three major areas. They are.

- * CPU (Central Processing Unit)
- * Memory
- * Peripherals.

CPU [Central Processing Unit] functional Units are :-

- * PLU (Parallel Logic Unit)
- * Central Arithmetic Logic Unit (CALU)
- * Memory mapped Register (MMR)

Parallel Logic Unit (PLU).

The PLU is an additional logic unit, that perform logical operations without affecting accumulator (or) Product Register. Logical operations like Set, clear, ~~AND~~, test toggle etc.,

Central Arithmetic Logic Unit (CALU)

The Central Arithmetic Logic unit contains 32 bit ALU, 32 bit Accumulator, 32 bit Accumulator buffer, 16x16 MAC, 32 bit Product Register, 16 bit left ^{and Right.} barrel shifter.

Memory - Mapped Registers

The TMS320C5x has 96 no.s of 16-bit Memory Mapped Registers and they are mapped into Page-0 of data memory space.

The memory mapped registers includes various Control and status register for CPU, Serial port, and timers

Auxiliary Register Arithmetic Unit (ARAU)

The ARAU contains eight 16-bit Auxiliary registers (AR0-AR7), a 3-bit Auxiliary Register Pointer (ARP), a 16-bit Index Register (INDX).

The auxiliary registers can also be used as general-purpose registers.

Program Controller :

The Program Controller contains logic circuits that decode the instructions, manages the CPU, Pipeline, stores the status of CPU operations and decodes the conditional operations.

The Program Counter (PC) used to hold the next instruction address.

On-chip Memory in TMS320C5X.

Program ROM :

It is used to store the program code for a specific application during manufacturing of chip itself. It is 2K to 32K words size.

Data / Program Dual Access RAM (DARAM).

It contains 3 blocks

The Block B ₀	— 512 × 16 bit —	Data / Program
B ₁	— 512 × 16 bit —	Data
B ₂	— 32 × 16 bits —	Data.

Data/Program Single-Access RAM (SARAM):-

The Various models of TMS320CSx has 1K words to 9K words of SARAM.

On-chip Peripherals of TMS320CSx.

The Various on-chip Peripherals of TMS320CSx Processors are

- * Clock Generator.
- * Hardware Timer
- * Software Programmable wait state Generator
- * Parallel I/O Ports
- * Host Port
- * Serial Ports.

Clock Generator $\frac{g}{o}$

The Clock Generator of the TMS320CSx Processor consists of an internal oscillator and Phase Locked Loop (PLL) circuit. It is used to generate clock pulses for CPU. It defines the speed of CPU.

Hardware Timer :-

A 16 bit hardware timer with a 4-bit Prescaler is available in TMS320C5x. This Programmable timer generates clock at a rate that is between $\frac{1}{2}$ and $\frac{1}{3}$ of the machine cycle rate.

It contains three registers to control and operate the timer.

- * Timer Control Register (TCR)
- * Time Counter Register (TIM)
- * Time Period Register (PRD).

Software Programmable Wait State Generators:-

The TMS320C5x Processor has Software-Programmable wait-state generators, which can insert/generate wait-states in external bus cycles for interfacing with slow/speed external memory (or) I/O devices.

Parallel I/O Ports :-

The TMS320C5x has 64K I/O address space. It is addressed by the IN (or) OUT instructions.

Host Port interface (HPI) :-

The HPI is an 8-bit Parallel I/O Port used to interface with host processor.

Serial ports :-

Three different kinds of Serial Ports are available in TMS320C5x They are

- * Time-Division Multiplexed (TDM) Serial
- * Buffered Serial Port (BSP)
- * General Serial Port.

TDM Serial Port can be used for Serial Communication between multiple processors.

BSP Serial Port contains a full-duplex sub-buffered serial port interface (SPI) and Auto-Buffering unit (ABU).


Fixed Point Dsp Architecture :-

TMS 320C54X :-

Features of TMS 320C54X DSP Processors

- * 16 bit CPU
- * 25 to 8.3 ns instruction execution time.
- * 17×17 bit MAC (Multiply/Accumulate)
- * $8M \times 16$ bit Program memory (Virtual)
- * $64K \times 16$ bit Program memory (Physical)
- * $64K \times 16$ bit data memory
- * $64K \times 16$ bit I/O Ports address
- * 2K to 48K Program/data ROM
- * $5K$ to $32K \times 16$ bit Program/data RAM
- * JTAG Ports
- * Programmable timer and PLL
- * Synchronous TDM and buffered Serial Ports.

Block Diagram of TMS320C54x



The TMS320C54x Processors employ an advanced, modified Harvard architecture that maximizes Processing Power by Providing four Pairs of Separate bus Structure, three pairs for data memory and one pair for Program memory.

The 4 Pairs (or) 8-internal buses of
TM8320CS4X Processors are,

PB : Program Bus
PAB : Program Address Bus } used for
Program access

CB : C Bus
CAB : C Address Bus
DB : D Bus
DAB : D Address Bus } used for
Data access

EB : E Bus
EAB : E Address Bus. } Data memory

The architecture can be broadly
divided into three major areas.

They are

- * CPU [Central Processing Unit]
- * on-chip memory unit
- * on-chip Peripherals.

CPU Functional units $\frac{10}{0}$

The functional units of CPU

Consists of .

- * 40 bit ALU [Arithmetic Logic Unit]
- * 40 bit Accumulators [AccA and AccB]
- * Barrel Shifter
- * 17×17 multiplier
- * 40 bit adder
- * CSSU (Compare, Select and Store Unit)
- * exponent encoder
- * Status register.
- * Data address generator
- * Program address generator.

Arithmetic Logic Unit [ALU] $\frac{10}{0}$

The 40 bit ALU Can perform a wide range of arithmetic and logical operations.

The ALU Can function as two 16-bit ALU's and perform two 16-bit operations simultaneously when ST12's Set.

(28)

Accumulators $\div$

The CPU has two 40-bit accumulators referred to as accumulator ACCA and accumulator ACB.

The accumulators are divided into three parts:

- * Guard bits (bits 32-39)
- * A high-order word (bits 16-31)
- * A low-order word (bits 0-15).

The Guard bits are used as headmargin for computation to prevent overflow.

Barrel Shifter $\div$

The 40-bit barrel shifter can perform 0 to 31 bits left shift, 0 to 16 bits right shift.

It is used to realize the following operations.

- * Prescaling
- * Logical shifting

- * Normalizing the Accumulator
- * Post scaling

It can handle 16 bit / 32-bit / 40bit Operands.

Multiplier / Adder

The multiplier / adder unit consists of 17×17 bit multiplier, 40-bit adder, zero detector, rounder etc.,

It is used to perform MAC operation and an ALU operation in parallel.

Compare, Select and Store Unit (CSSU) :-

The CSSU is a dedicated unit to perform add / compare / select operations in order to support butterfly algorithms,

Data / Program address Generator :-

ARAV0, ARAV1, ARO-AR7, are used to generate Data addresses

9 bit Data Page Pointer is used as upper 9 bits of Data memory address, is used as lower to generate addresses

The Program Counter (PC) is a 16-bit register which holds the next instruction Address.

On-chip Memory $\frac{a}{o}$

The three different types of on-chip memory are.

- * Mask-Programmable ROM
- * Single Access RAM [SARAM]
- * Dual Access RAM [DARAM]

Mask-on-chip ROM :-

2K to 48K words size maskable ROM. It is used to store the Program code and data for a specific application ~~at~~ during manufacturing.

On-chip DARAM $\frac{o}{o}$

5K to 10K word on-chip DARAM accessed twice per machine cycle.

On-chip SARAM $\frac{\circ}{\circ}$

24K words on chip SARAM are organized as three blocks of 8K words used to store data.

On-chip peripherals $\frac{\circ}{\circ}$

The Various On-chip Peripherals are

- * Wait-state generator

- * Parallel I/O Ports

- * DMA Controller

- * Host Port Interface

- * Serial Ports

- * Timer.

- * PLL

- * General Purpose I/O

Wait-state generator $\frac{\circ}{\circ}$

It is used to insert/generate wait states in external bus cycles for interfacing with slow/speed external memory (or) I/O devices.

Parallel I/O Ports :-

It has 64 K I/O address space.
It is addressed by using IN (or) OUT Instructions.

Host Port Interfacing (HPI) :-

HPI is an 8 bit Parallel I/O Port used to interface with host processor.

Serial ports :-

The following four types of Serial Ports

- * Synchronous Serial Port
- * TDM Serial Port.
- * Buffered Serial Port
- * Multichannel Buffered Serial Port.

DMA Controller :-

It is used to access memory directly between internal and external memory.

PLL $\frac{\infty}{\div}$

Phase lock loop used to generate
Internal clock frequency

Timer $\frac{\infty}{\div}$

It has 16-bit timer with a 4-bit
Prescaler. It is used for controlling
timing operations.

General-purpose I/O Pins $\rightarrow$

It has two general purpose
I/O pins. They are

$\overline{\text{BIO}}$ — Branch Control input pin.

XF — External flag

XF pin can be used to signal external
devices.

$\overline{\text{BIO}}$ pin can be used as alternative
interrupt.

Floating Point DSP Processor Architecture :-

TMS 320C3X :-

Features of TMS 320C3X DSP Processors

- * 32 bit Processor

- * 40 ns Instruction Execution time

- * 25 million instruction/sec
(MIPS)

- * Two 1K x 32 words of RAM

- * 24 bit address bus.


- * 2^{24} (or) 16 million Words (32 bit)
Memory.

- * One Serial Port.

- * Third Gen floating Point Processor.

- * 50 million fp ops/sec (~~MIP~~
MFLOPS)

Block diagram of TMS320C3X



The ~~for~~ floating Point DSP Processors key features are high Precision floating Point arithmetic.

The floating Point arithmetic minimizes co-efficient quantization errors, overflow and (36) round off errors.

The data width is 32-bits. It uses 40-bit and 80-bit accumulators. It contains on chip memories.

on-chip memories :-

- * Program cache $64K \times 32 \text{ bits}$
- * RAM Block 0 $1K \times 32 \text{ bits}$
- * RAM Block 1 $1K \times 32 \text{ bits}$
- * ROM $4K \times 32 \text{ bits}$

CPU Block contains floating Point multiplier and Adder, Floating Point ALU, and 8-extended Precision Register, 8-AR [AR0-AR7] Auxiliary registers, 2-index register.

It contains two Address generator, and 12 control registers.

DMA is used to access memory and I/O ports directly.

Peripherals :-

It Consist of two timers of 32-bits Timero and Timer 1.
and Two 16 bit Serial port - Serial Port0 and Serial Port 1.

Applications :

- * Digital audio Processing
- * Data Communication.
- * Industrial Automation.
- * Digital Image Processing.
- * Compression

write an assembly language Program to add two numbers

```
.ps obooh // origin of Program obooh addr
.entry // Initialize Program Counter
CLRC SXM // clear sign extension.
LAR AR1, #1101h // AR1 = 1101 (Address Data1)
LAR AR2, #1102h. // AR2 = 1102 (Address Data2)
LACC *+, 0, AR1. // Load ACC
LAR AR3, #1103h. // AR3 = 1103 (Address Result)
```

(38)

ADD *4, 16, AR2. // Add Acc and AR2
SACL *1, 0, AR3 // Store Result in AR3
RET
end.

Return
end.

Replace ADD to sub, MUL, DIV for
Subtraction, Multiplication, Division Program.