


Sequential circuits-I

The digital system comprises of combinational circuit or sequential circuit. The combinational circuit is only a part of digital system. But, the major part of the digital system is sequential circuit.

We have seen the analysis & design of combinational circuit. The analysis & design of sequential circuit is also important as it forms the major part of the digital system.

There are many applications in which digital op's are required to be generated in accordance with the sequence in which the I/p sig's are received. This requirement cannot be achieved using a combinational circuit.

Figure below shows the block diagram of sequential circuit



In sequential circuits, the memory elements are connected to combinational circuit as feed back path. The information stored in memory elements at any given time defines the present state of sequential circuits.

The present state & external I/p's determine the o/p's & next state of sequential ckt.

Thus we can say that, the sequential circuit is a function of external I/p's, Internal states (present state & next state), & o/p's.

IV

Comparison b/w Combinational ckt's & Sequential ckt's.

Combinational ckt	Sequential ckt
1. In combinational ckt, the o/p at all times is dependent on the combination of i/p variables.	1. In sequential ckt's, the o/p depends not only on the present i/p variables, but, they also depend upon the past history of these i/p variables.
$o/p = f(2 \text{ input variables})$.	$o/p = f(2 \text{ i/p variables, past history of the i/p variables})$.
2. Memory unit is not required.	2. Memory unit is required to store the past history of i/p variables.
3. It is faster in speed, b'cas the delay b/w i/p & o/p is due to propagation delay of gates.	3. It is slower than the combinational circuits.
4. Easy to design	4. Sequential circuits are comparatively complex to design
5. Ex: parallel adder is a combinational ckt.	5. Ex: serial adder is a sequential ckt.

Classification of Sequential ckt's:

The sequential circuits can be classified depending on the timing of their signals as synchronous sequential ckt's & asynchronous sequential ckt's.

In synchronous sequential ckt's, signals can affect the memory elements only at discrete instants of time.

In asynchronous sequential ckt's, change in i/p & o/p's can effect memory element at any instant of time.

The memory elements used in both ckt's are flip-flops which are capable of storing 1-bit information.

Synchronous Sequential CKTs	Asynchronous Sequential CKTs
1. In synchronous CKTs, memory elements are clocked flip-flops.	1. In asynchronous CKTs, memory elements are either unclocked flip-flops or time delay elements.
2. In synchronous CKTs, the change in I/p & O/p can affect memory element upon activation of clock signal.	2. In Asynchronous CKTs, change in I/p & O/p can effect memory element at any instant of time.
3. The maximum operating speed of clock depends on time delays involved.	3. Because of absence of clock, Asynchronous CKTs can operate faster than synchronous CKTs.
4. Easier to design.	4. More difficult to design.

Asynchronous Sequential circuits:-

It consists of a combinational circuit & delay elements connected to form feed back loops as shown in figure below.




Fig: Block diagram of an Asynchronous Sequential CKT.

It consists of ' m ' I/O variables, ' m' I/O variables and K internal states. The delay elements provide a short term memory for sequential circuit.

The present state & next state variables in asynchronous sequential circs are called secondary variables & excitation variables, respectively.

When an I/O changes, the secondary variables,

i.e. $y_1, y_2 \dots y_K$ do not change instantaneously.

Because certain amount of time is required for the I/O to propagate from I/O terminals through the combinational circuit & delay elements. The combination circuit generates χ excitation variables, which gives the next state of the circuit. The excitation variables are propagated through delay elements to become new present state for secondary variables, i.e. $y_1, y_2 \dots y_K$.

Note: In steady state condition, excitation & secondary variables are same, but during transition they are different.

- There are two types of Asynchronous circuits, based on how I/O variables are to be considered.

1. Fundamental (Level) mode circuits &
2. pulse mode circuits.

Fundamental mode circuit assumes that:

(i) the I/O variables change only when the circuit is stable.
(ii) only one I/O variable can change at a given time &
(iii) I/O's are levels & not pulses.

Pulse mode circuit assumes that:


- i. The I/O variables are pulses instead of levels?
- ii. the width of pulse is long enough for the circuit to respond to the I/O &
- iii. the pulse width must not be so long that it is still present after the new state is reached.

Latches & flip flops :-

Latches & flip flops both are bistable elements.

These are the basic building blocks of most sequential ckt's.

Fig below shows the basic bistable element used in latches & flip flops.



The basic bistable element has 2 o/p's Q & Q' . It has 2 cross coupled inverters i.e., the o/p of 1st inverter is connected as an i/p to 2nd inverter & vice versa.

The basic bistable element has 2 stable states logic 0, logic 1, hence the name bistable. The 2 stable states of basic bistable elements are used to store 2 binary elements '0' & '1'.

→ The basic bistable element constitutes :-

1. The o/p's Q & Q' are always complementary.
2. The ckt has 2 stable states. The state corresponding to $Q=1$ is referred to as 1 state or Set state, & state corresponds to $Q=0$ is referred to as 0 state or reset state.
3. If the ckt is in set (1) state, it will remain in set state & if the ckt is in reset (0) state, it will remain in reset state.

This property of ckt shows that it can store 1-bit

of digital information.

4. The 1-bit information stored in ckt is locked or latched in the ckt.

∴ This ckt is also referred to as latch.

Modified Ckt for 1-bit Memory cell :-

In basic bistable element, when the pr. is switched on, the ckt switches to one of the stable states i.e., $Q=0$ or $Q=1$ & it is not possible to predict this state. Thus we cannot store/enter the desired digital formation in it.

By replacing inverters 1 & 2 with 2 i/p NAND gates, we can use one i/p terminal of NAND gate to enter the desired digital information & other i/p is cross coupled to o/p.

Fig. below shows the modified ckt for 1-bit memory cell.





Fig: SR latch.

The modified ckt consists of 2 inverters 3 & 4. Connected to enter the desired digital information. I/p for gate 3 is S & i/p for gate 4 is R. Hence this latch is called SR latch.


Operation of SR latch :-

Case 1: $S=0 \quad R=0$

Initial state: $Q=0, Q'=1$




Initial state: $Q=1, Q'=0$



when $S=R=0$ the o/p's do not change.


Case 2:-

$S=1 \quad \& \quad R=0$




The i/p $S=1, R=0$ makes $Q=1$ i.e Set state.

Case 3:- $S=0 \quad \& \quad R=1$



The i/p $S=0 \quad \& \quad R=1$, makes $Q=0$ i.e., reset state


Case 4: $S=1$ & $R=1$



Note:-

When $S=R=1$, both the o/p's Q & Q' try to become 1 which is not allowed & therefore, this i/p condition is prevented & o/p is called Indeterminate state.

fig. below shows the symbols & truth table for SR latch



① Symbol

S	R	Q _n	Q _{n+1}	State
0	0	0	0	No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	x	
1	1	1	x	Indeterminate

② Truth table

- with both i/p's low, the o/p does not change & latch remains latches in its last state. This condition is called inactive state because nothing changes
- when $R=0$ & $S=1$, the Q o/p of latch is Set (1)
- when $R=0$ & $S=0$, the Q o/p of latch is Reset (0)
- when $R=S=1$ o/p is unpredictable. This is called indeterminate condition.

The characteristic equation for SR latch can be obtained by simplifying Q_{n+1} function by K-map as:

	$R'Q_n$	$R'Q_n'$	RQ_n	RQ_n'
S'	0	1	0	0
S	1	1	x	x


$$Q_{n+1} = S + R'Q_n$$

Gated Latches :-


In the SR latch we have seen that o/p changes occur immediately after the i/p changes occur i.e., the latch is sensitive to its S & R i/p's at all times. However, it can be modified to create a latch i.e., sensitive to these i/p's only when an enable i/p is active. Such a latch with enable i/p is called "Gated SR latch".

Gated SR latch :-

From the truth table below, we can say that, the ckt behaves like SR latch when E=1 & retains its previous state when E=0.



① SR latch with enable i/p using NAND gates




② Logic Symbol

E	S	R	Q_n	Q_{n+1}	State
1	0	0	0	0	
1	0	0	1	1	No change
1	0	1	0	0	
1	0	1	1	0	Reset
1	1	0	0	1	
1	1	0	1	1	Set
1	1	1	0	x	
1	1	1	1	x	Indeterminate
0	x	x	0	0	No change
0	x	x	1	1	

Gated D latch :-

From the truth table of SR latch we can realize that when both i/p's are same the o/p either does not change or it is invalid ($i/p \rightarrow 00$, no change & $i/p \rightarrow 11$, invalid). In many practical applications, these input conditions are not required. These i/p conditions can be avoided by making them complement of each other.

This modified SR latch is called Gated 'D' latch.



④ D latch

⑤ Logic symbol

E	D	Q_n	Q_{n+1}	state
1	0	x	0	Reset
1	1	x	1	Set
0	x	x	Q_n	No change (NG)

From truth table, we can conclude that, the Q_{n+1} follows the 'D' input. For this reason 'D' latch is also called transparent latch.

The characteristic eq'n for 'D' latch with enable 'E' is

E	D	Q_n	$D'Q'_n$	DQ_n	DQ'_n
E'		Q_n	Q_n	Q_n	Q_n
E	0	0	1	1	0

$$Q_{n+1} = E'Q_n + ED$$

Flip flops :-

Latches & flipflops forms the basic building blocks of the most sequential cells. The main difference b/w latches & flipflops is the method used for changing their state.

A simple latch forms the basis for the flip-flops. We have seen SR & D latches with enable input. Latches are controlled by enable sig & they are level triggered, either +ve level triggered or -ve level triggered. The Q state is free to change according to S & R inputs values, when active level is maintained at enable input.

flip flops are different from latches. flip flops are pulse or clock edge triggered instead of level triggered.

level & edge triggering :-

level triggering :

In level triggering, the output is changed according to S/I/P's when active level (either +ve or -ve) is maintained at enable S/I/P. There are 2 types of level triggering latches.

- (i) positive level trigger &
- (ii) negative level "

positive level triggered :

The output of latch responds to S/I/P change only when enable S/I/P is 1 (High).





fig: positive level triggering.



Negative level triggering

The output of latch responds to S/I/P change only when enable S/I/P is 0 (Low).



SR latch is enabled only when the level of E S/I/P is low.

fig. below shows the circuit & symbol for negative level triggered SR latch.



(b) Logic symbol

(a) negative level triggered SR latch.


Edge triggering

In edge triggering the o/p responds to changes in s/p only at the positive or negative edge of clock pulse at the clock s/p. There are 2 types of edge triggering.

1. +ve edge triggering
2. -ve edge triggering.

+ve edge triggering :-

In positive edge triggering, the o/p responds to the changes in the s/p only at the +ve edge of the clock pulse at clock s/p.



o/p's responds only at the +ve edge of the pulse.

fig: +ve edge triggering

Negative edge triggering :-

In negative edge triggering, the o/p responds to the changes in the s/p only at the -ve edge of clock pulse at clock s/p.



o/p responds only at the -ve edge of the pulse.

fig: - negative edge triggering.

Clocked SR flip-flop:

positive edge triggered SR ff:

fig. below shows the edge triggered SR flip-flop.
The circuit is similar to SR latch except enable M_1 is replaced by the clock pulse (CP) followed by the positive edge detector (EDT).




fig: Clocked SR flip flop.


fig. below shows the logic symbol & truth table of Clocked SR flip-flop.



(a) Logic Symbol

CP	S	R	Q _n	Q _{n+1}	State
↑	0	0	0	0	NC
↑	0	0	1	1	
↑	0	1	0	0	
↑	0	1	1	0	Reset
↑	1	0	0	1	
↑	1	0	1	1	Set
↑	1	1	0	X	Indeterminate
↑	1	1	1	X	
0	X	X	0	0	NC
0	X	X	1	1	


fig. below shows the Up & Dn waveforms for a pos. edge triggered Clocked SR ff.



Negative edge triggered SR flip-flop / -


In negative edge triggered SR ff, the negative edge detector circuit is used & the output responds at the negative edge of the clock pulse.

fig. below shows the logic symbol & truth table of negative edge triggered SR flip-flop.



(a) Logic symbol

CP	S	R	Q _n	Final State
↓	0	0	0	0
↓	0	0	1	NC
↓	0	1	0	0
↓	0	1	1	reset
↓	1	0	0	1
↓	1	0	1	set
↓	1	1	0	X
↓	1	1	1	X
0	X	X	0	
0	X	X	1	NC



Clocked D flip-flop

Like in D-latch, in D flip-flop the basic SR flip-flop is used with complemented inputs. The D-flip flop is similar to D-latch except clock pulse followed by edge detector is used instead of enable input. The edge triggered D flip-flop can be of 2 types.

1. +ve edge triggered D flip-flop.
2. -ve " "

+ve edge triggered D flip-flop :-

Fig below shows the +ve edge triggered D flip-flop. It consists of a gated D latch & a +ve edge detector circuit.





fig: +ve edge triggered D flip-flop.

Fig. below shows the logic symbol, truth table & I/p & O/p wlf's for +ve edge triggered D flip-flop.



(a) logic symbol

CP	D	Q _{n+1}
↑	0	0
↑	1	1
0	X	Q _n





fig: I/p & O/p wlf's of clocked D flip-flop.

From truth table of D-flip-flop, we can realize that Q_{n+1} function follows D i/p at the edge \downarrow , \uparrow CP. Hence the characteristic equation for D-flip-flop is

$$\boxed{Q_{n+1} = D}$$

However, the o/p Q_{n+1} is delayed by one clock period. Thus D-flip-flop is also called delay flip-flop.


-ve edge triggered D-flip-flop :-



② logic symbol

CP	D	Q_{n+1}
\downarrow	0	0
\downarrow	1	1
0	X	Q_n

③ Truth table of D flip flop.



Note: CP stands for clock pulse.

Clocked JK flip-flop :-

The uncertainty in the state of an SR flip-flop when $S=R=1$ can be eliminated by converting it into a JK flip-flop. The data inputs are J & K which are added with S & R respectively, to obtain S & R inputs, as shown below -




fig: JK flip-flop using SR flip-flop.

operation of JK flip flop :-

case 1: $J=K=0$.

when $J=K=0$, $S=R=0$ & according to truth table of SR flip-flop there is no change in the QIP.

→ when $J=K=0$, QIP does not change.

case 2: $J=0$ & $K=1$

$Q=0$, $Q'=1$: when $J=0$, $K=1$ & $Q=0$.

$S=0$ & $R=0$. Since $SR=00$, there is no change in the QIP & therefore, $Q=0$ & $Q'=1$.

$Q=1$, $Q'=0$: when $J=0$, $K=1$ & $Q=1$

$S=0$ & $R=1$. According to truth table of SR flip-flop it is a reset state & the QIP Q will be '0'.

→ when $J=0$ & $K=1$; makes $Q=0$, i.e. reset state.

case 3: $J=1 \& K=0$.

$Q=0, Q'=1$: when $J=1 \& K=0$, $S=1 \& R=0$.

Acc. to truth table of SR flip-flop it is set state & opp Q will be 1.

$Q=1, Q'=0$: when $J=1 \& K=0$, $S=0 \& R=0$.

Since $SR=00$, there is no change in opp & therefore,

$$Q=1 \& Q'=0.$$

→ the flip $J=1 \& K=0$, makes $Q=1$, i.e. set state.

case 4: $J=K=1$,

$Q=0, Q'=1$: when $J=K=1 \& Q=0$, $S=1 \& R=0$:

Acc. to truth table of SR flip-flop. it is a set state

Opp. the opp Q will be 1.

$Q=1, Q'=0$: when $J=K=1 \& Q=1$, $S=0 \& R=1$

Acc. to truth table of SR flip-flop - it is a reset state & the opp Q will be 0.

→ the flip $J=K=1$, toggles the flip-flop opp.





fig: clocked JK flip-flop.



An	J	K	Qn+1
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

J	K	Qn+1
0	0	Q_n
0	1	0
1	0	1
1	1	Q'_n




fig: Z_{tp} & O_{tp} w/f's for five edge triggered JK ff.


JK flip-flop using NAND gates

JK flip-flop

JK, SR flip-flop & AND gates can also be implemented using
NAND gates 3 & 4.

implemented by

modified circuit of JK flip-flop which has only
NAND gates.



=




fig: JK flip-flop using NAND gates.

Race-Around condition :-

In JK flip-flop, when $J=K=1$, the o/p toggles (o/p changes either from 0 to 1 or from 1 to 0) consider that initially $Q=0$, & $J=K=1$.

After a time interval Δt equal to the propagation delay (t_p) through 2 NAND gates in series, the o/p will change to $Q=1$ & - - - after another time interval of Δt the o/p will change back to $Q=0$.

This toggling will continue until the flip-flop is enabled & $J=K=1$. At the end of clock pulse the flip-flop is disabled & the value of Q is uncertain. This situation is referred to as race-around condition.

The Race-Around condition is shown in fig. below.




fig: E/p & o/p waveforms for clocked JK flip-flop.

Race-Around condition exists when $t_p > \Delta t$. By keeping $t_p < \Delta t$ we can avoid race-around condition.

We can keep $t_p < \Delta t$ by keeping the duration of edge less than Δt . A more practical method for overcoming this difficulty is the use of Master Slave configuration.

Master Slave flip-flops

Master Slave SR flip-flop

A master slave flip-flop is constructed from two flip-flops. One circuit serves as master & the other circuit serves as slave & the overall circuit is called master slave flip-flop.

Fig below shows SR master slave flip-flop.





Fig:- Master slave SR flip-flop.

→ It consists of a master flip-flop, a slave flip-flop & an inverter. Both the flip-flops are positive level triggered, but inverter connected at the clock input of slave flip-flop forces it to trigger at the negative level.

The output of Master flip-flop is determined by the S & R inputs at the positive clock pulse.

The old state of master is then transferred as an input to slave flip-flop. The slave flip-flop uses this input at the negative clock pulse to determine its old state.

The operation of master slave SR flip-flop is as shown in fig below.



Master Slave JK flip-flop:-

The master slave flip-flop can be constructed for any type of flip-flop.

Fig. below shows one way to build a JK master-slave flip-flop. It consists of clocked JK flip-flop as a master & clocked SR flip-flop as a slave.

Like SR master slave, the QP of master flip-flop is fed as an input to slave flip-flop.

The clock signal is connected directly to master flip flop, but it is connected through an inverter to slave flip-flop as shown in fig below.




fig: Master slave JK flip-flop.


→ The information present at the J & K inputs is transmitted to the QP of master flip-flop on positive clock pulse & it is held there until the negative clock pulse occurs, after which it is allowed to pass through to the QP of slave flip-flop. The QP of slave flip-flop is connected as a third input of the master JK flip-flop.

→ When $J=1$ & $K=0$, the master sets on positive clock. The high 'Y' QP of master drives the 'S' input of the slave, so at negative clock, slave sets, copying the action of Master.

- When $J=0$ & $K=1$, the master resets on the positive clock. The high y' o/p of master goes to 'R' input of slave. Therefore, at the negative clock slave resets, again copying the action of master.
- When $J=1$ & $K=1$, master toggles on positive clock & slave then copies the o/p of master on the negative clock. At this instant, feedback inputs to the master flip-flop are complemented but as it is negative half of the clock pulse master flip-flop is inactive.

This prevents race-around condition.

fig. below shows QP & O/P waveforms of master-slave JK flip-flop.



Clocked T flip-flop :-

T flip-flop is also known as "Toggle flip-flop".

The T flip-flop is a modification of JK flip-flop.

The T flip-flop is obtained from a JK flip-flop by connecting both inputs J & K together.





fig: T-flip-flop using NAND gates.

operation of T-flip-flop:

→ when $T=0$, $J=K=0$ & hence there is no change in the output.

→ when $T=1$, $J=K=1$ & hence output toggles.

The fig below shows logic symbol, truth table & the characteristic equation for T-flip-flop.

	<table border="1"> <thead> <tr> <th>Q_n</th> <th>T</th> <th>Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Q_n	T	Q_{n+1}	0	0	0	0	1	1	1	0	1	1	1	0	\equiv	<table border="1"> <thead> <tr> <th>T</th> <th>Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Q_n</td> </tr> <tr> <td>1</td> <td>Q_n'</td> </tr> </tbody> </table>	T	Q_{n+1}	0	Q_n	1	Q_n'	<table border="1"> <thead> <tr> <th>Q_n</th> <th>T</th> <th>T'</th> <th>T</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	Q_n	T	T'	T	0	0	0	1	0	1	1	0	1	0	1	0	1	1	0	1
Q_n	T	Q_{n+1}																																											
0	0	0																																											
0	1	1																																											
1	0	1																																											
1	1	0																																											
T	Q_{n+1}																																												
0	Q_n																																												
1	Q_n'																																												
Q_n	T	T'	T																																										
0	0	0	1																																										
0	1	1	0																																										
1	0	1	0																																										
1	1	0	1																																										

④ Logic symbol

⑤ Truth table.

$$\therefore Q_{n+1} = T Q_n' + T' Q_n$$

⑥ Characteristic equation.

Characteristic equations of flip-flops :-

flip-flop	characteristic equation
SR	$Q_{n+1} = S + R' Q_n$
D	$Q_{n+1} = D$
JK	$Q_{n+1} = J Q_n + K' Q_n$
T	$Q_{n+1} = T Q_n + T' Q_n$

Variants representation of flip-flops :-

Flip-flop as ~~state~~ finite state machine :-

In fsm, the functional behaviour of the circuit is represented using state transition diagram.

The representation of flip-flop in their state transition diagrams is shown below.

SR flip-flop :-

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x





fig:- ④ Truth table .

⑤ state transition diagram


D - flip-flop :-

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1




JK flip-flop :-

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

T flip-flop :-

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0



Flip-flop excitation table

During the design process we know, from the transition table, the sequence of states, i.e. the transitions from each present state to its corresponding next state. From this, we can find the flip-flop i/p conditions that causes the required transition.

The table that lists the required i/p condition for a given change of state is known as excitation table.

→ The excitation table consists of two columns Q_n & Q_{n+1} & a column for each input to show how the required transition can be achieved.

RS flip-flop :-

R	S	Q_{n+1}	Q_n	Q_{n+1}	R	S
0	0	Q _n		0	X	0
0	1	1		0	0	1
1	0	0		1	0	0
1	1	X		1	0	X

① RS truth table -

② Excitation table -

JK flip-flop :-

J	K	Q_{n+1}	Q_n	Q_{n+1}	J	K
0	0	Q _n		0	X	X
0	1	0		0	1	X
1	0	1		1	0	X
1	1	Q _n		1	1	0

JK truth table

Excitation table .

D flip-flop

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

	Q_n	Q_{n+1}	D
	0	0	0
	0	1	1
	1	0	0
	1	1	1

fig: D flip-flop truth table fig: Excitation table

T flip-flop :-

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

fig: T flip-flop truth table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

fig: T flip-flop excitation table.

Conversion of flip-flops:-

It is possible to convert one flip-flop into another flip-flop with some additional gates or simply doing some extra connections.

SR flip-flop to D flip-flop:

The excitation table for above conversion is shown in table below:-

D	Present State		Next State	flip-flop Spls.	
	Q_n	Q_{n+1}		S	R
0	0	0	0	0	X
0	1	0	1	~0	1
1	0	1	1	1	~0
1	1	1	1	X	0

K-map Simplification:-

D	Q_n	Q_n'	Q_{n+1}	Q_{n+1}'
D1	0	0	0	0
D1	1	X	1	1
D.	1	X	1	1

$$S = D$$

D	Q_n	Q_n'	Q_{n+1}	Q_{n+1}'
D1	(X)	1	1	1
D.	0	0	1	1

$$R = D$$

Logic diagram




fig: SR to D flip-flop conversion.

SR flip-flop to JK flip-flop:-

The excitation table for above conversion is shown in table below.

J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1


K-map simplification:

J	K^{an}	$K^{n\bar{a}}$	$K^{\bar{a}n}$	$K^{\bar{a}\bar{n}}$
J'	0	X	0	0
J	1	X	0	1

J	K^{an}	$K^{n\bar{a}}$	$K^{\bar{a}n}$	$K^{\bar{a}\bar{n}}$
J'	X	0	1	X
J	0	0	1	0

$$S = J \cdot Q_n'$$

$$R = K \cdot Q_n$$



SR flip-flop to T flip-flop:

Slip	Present state	next state	flip-flop slips	
T	Qn	Qn+1	S	R.
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

K-map simplification:-

T	Qn	Qn	Qn
T'	0	X	
T	1	0	

$$S = T Q_n^1$$

T	Qn	Qn	Qn
T'	1	X	0
T	0	1	

$$R = T Q_n.$$



Logic diagram :-

fig: SR to T flip-flop.

JK flip-flop to T flip-flop:

T	Qn	Qn+1	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

K-map simplification:-

T	Qn	Qn	Qn
T'	0	X	
T	1	0	

$$J = T Q_n^1$$



T	Qn	Qn	Qn
T'	1	X	0
T	0	1	

$$K = T Q_n.$$

D flip-flop to T flip-flop :-

T	Q_n	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

K-map Simplification :-



$$D = T Q_n' + T' Q_n$$






fig: D to T flip-flop conversion.

T flip-flop to D flip-flop:

D	Q_n	Q_{n+1}	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

K-map Simplification :-



$$T = D Q_n' + D' Q_n$$

Registers :-

A flip-flop can store 1-bit of binary information

Definition:

A register is a group of flip-flops which can store a group of binary information.


→ n-bit Registers consists of n, number of flip-flops , it can store n-bit of binary information

Available IC's :-

4-bit Registers & 8-bit Registers, IC's which are used in microprocessors i.e. A, B, C, D, E, F

Applications:-

→ Used as general purpose register in microprocessor. 8085, 8086



Shift Register:-


A register capable of shifting the binary information held in each cell to its neighbouring cells, in a selected direction is called "shift Register".

Types of Shift Register:


- (1) Serial in Serial out (SISO) Shift Register
- (2) Serial in Parallel out (SIPO) Shift Register
- (3) Parallel in Serial out (PISO) Shift Register
- (4) Parallel in parallel out (PIPO) Shift Register
- (5) Bidirectional Shift Register
- (6) Universal Shift Register

(1) SISO shift register:-


- (a) SISO Right shift register;




- (b) SISO Left shift Register;




(2) SIPO Shift Register:-




(3) PISO Shift Register :-




(4) PIPO Shift Register :- (General register)




(5) Bi-directional shift Register :-




(6) Universal Register :-



(7) Rotate Right shift :-




(8) Rotate Right shift :-




(1)i) SISO shift night register :-


4-bit shift night register SISO



Operation :-



(ii) 4-bit Shift Left register SISO :-



Operation :-

Data: 1010


MSB

Clock	Q_3	Q_2	Q_1	Q_0	Data-in
0	0	0	0	0	-
↓ 1	0	0	0	1	1
↓ 2	0	0	1	0	0
↓ 3	0	1	0	1	1
↓ 4	1	0	1	0	0
↓ 5	0	0	1	0	0
↓ 6	0	1	0	0	0
↓ 7	0	0	1	0	0

(a) SIPO Shift Registers :-

(4-bit SIPO shift register)

Data:- 1110



Operation :-

Data = 1110


Clock	Dim	Q_3	Q_2	Q_1	Q_0
0	-	0	0	0	0
↓ 1	0	0	0	0	0
↓ 2	1	1	0	0	0
↓ 3	1	1	1	0	0
↓ 4	1	1	1	0	0

→ After 4 clock pulses, the serial data is entered & After 4th clock pulse, the data can be taken out from all the flip-flop op's i.e. $Q_3 Q_2 Q_1 Q_0$.

3) PIPD Shift register:

(Buffer register / storage register)

Parallel In



Data: 1100

operation:

~~~~~

| clk | I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> | Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub> |
|-----|-------------------------------------------------------------|-------------------------------------------------------------|
| 0   | -                                                           | 0 0 0 0                                                     |
| 1   | 1100                                                        | 1 1 0 0                                                     |

Application:

1. storage register

2. Acts as normal register.


### f) PISO shift register:

→ In PISO shift register, two operations are performed.

(i) parallel input the data ; i.e loading the data.

(ii) And then taking the data serially out; i.e shifting the data.

Block diagram: parallel-in data




$\text{shift} / \overline{\text{load}} = 0 \Rightarrow$  Data will be loaded parallel into the register.

$\text{shift} / \overline{\text{load}} = 1 \Rightarrow$  Data will be shifted towards right.

→ Two operations are to be performed i.e first loading the data and then shifting the data to obtain serial o/p.

So, we need to design a circuit that performs both the operations at a time.


→ The multiplexer can be used to perform the above operation.




$S=0 \Rightarrow \text{Shift} / \overline{\text{load}} = 0$ ; O/P  $\rightarrow$  loading operation

$S=1 \Rightarrow \text{Shift} / \overline{\text{load}} = 1$ ; O/P  $\rightarrow$  shifting operation

$$\text{O/P} = \overline{S}(\text{load}) + S(\text{shift})$$



Logic diagram for 4-bit RSD Shift register : Parallel data In.




- When shift / load = 0 ; loading operation is performed.
- $\Rightarrow$  2, 4, 6 AND gates are enabled ; 1, 3, 5 AND gates are disabled.
- $\Rightarrow$  When shift / load = 1 ; shifting operation is performed.
- $\Rightarrow$  1, 3, 5 AND gates are enabled ; 2, 4, 6 AND gates are disabled.


Operation:

Data: 11 00  
 ↑  
 MSB      LSB


| clk | shift/ load | parallel data<br>I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> | Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub> | serial O/P |
|-----|-------------|------------------------------------------------------------------------------|-------------------------------------------------------------|------------|
| 0   | -           | -                                                                            | 0 0 0 0                                                     |            |
| ↓1  | 0           | 11 00                                                                        | 1 1 0 0                                                     |            |
| ↓2  | 1           | -                                                                            | 1 1 1 0                                                     |            |
| ↓3  | 1           | -                                                                            | 1 1 1 1                                                     |            |
| ↓4  | 1           | -                                                                            | 1 1 1 1                                                     | 1          |



Total no. of clock pulses required to perform PISO = 4 i.e 1 clock to load and 3 clocks to take serial O/P.




- parallel to serial conversion in telephone modems
- used as registers in micro processors



## BIDIRECTIONAL SHIFT REGISTER:


In Bidirectional shift Register, the binary data can be shifted from Right to Left (or) from Left to Right.

But one shift can be done at a time.





- ↳ If  $R/L = 0$ ; Data will be shifted to left.
- ↳ If  $R/L = 1$ ; Data will be shifted to Right.

A multiplexer is used to perform one operation at a time.



Logic diagram :-





If R/L = 1 ; 2, 4, 6, 8 are disabled  
 If R/L = 0 ; 1, 3, 5, 7 are enabled.

If R/L = 1 ; 1, 3, 5, 7 are disabled.  
 If R/L = 0 ; 2, 4, 6, 8 are enabled.

Operation:-

Data : 1 1 0 1  
MSB            LSB

For R/L = 1 (Right shift)

| CLK | R/L | Din | Q <sub>3</sub> | Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> |
|-----|-----|-----|----------------|----------------|----------------|----------------|
| 0   | -   | -   | 0              | 0              | 0              | 0              |
| ↓ 1 | 1   | 1   | 1              | 0              | 0              | 0              |
| ↓ 2 | 1   | 0   | 0              | 1              | 0              | 0              |
| ↓ 3 | 1   | 1   | 1              | 0              | 1              | 0              |
| ↓ 4 | 1   | 1   | 1              | 1              | 0              | 1              |
| ↓ 5 | 1   | -   | 1              | 1              | 1              | 0              |
| ↓ 6 | 1   | -   | 1              | 1              | 1              | 1              |
| ↓ 7 | 1   | -   | 1              | 1              | 1              | 1              |

After 4<sup>th</sup> clock data is loaded & to take the data out we need 3 more clock pulses

For R/L = 0 (Left shift)

Data : 1 1 0 1

| CLK | R/L | Q <sub>3</sub> | Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> | Din |
|-----|-----|----------------|----------------|----------------|----------------|-----|
| 0   | -   | 0              | 0              | 0              | 0              | -   |
| ↓ 1 | 0   | 0              | 0              | 0              | 1              | 1   |
| ↓ 2 | 0   | 0              | 0              | 1              | 1              | 1   |
| ↓ 3 | 0   | 0              | 1              | 1              | 0              | 0   |
| ↓ 4 | 0   | 1              | 1              | 0              | 1              | 1   |
| ↓ 5 | 0   | 1              | 0              | 1              | 1              | -   |
| ↓ 6 | 0   | 0              | 1              | 1              | 1              | -   |
| ↓ 7 | 0   | 1              | 1              | 1              | 1              | -   |

## Universal Shift Register:

The most general shift register has following capabilities.

1. A clear control to clear the register to 0.
- 2 A clock input to synchronize the operations.
- 3-A shift right control to enable the shift right operation and the serial input and output lines associated with shift right.
4. A shift left control to enable the shift left operation and the serial input and output lines associated with shift left.
5. A parallel load control to enable parallel transfer and the or input lines associated with the parallel transfer.

## Unidirectional Shift Register:

A Register capable of shifting data in one direction i.e either left shift (or) right shift.

## Bidirectional Shift Register:

A register that can shift in both directions is called Bi-directional shift register.

## Universal Shift Registers:


A register that has both shifts and parallel load capability is called as universal Shift Register.

## Shift Registers:

SISO }  
 SIPD } → unidirectional shift Registers  
 PISO }  
 PIPO↓

No shift just acts like normal register.

Bidirectional: performs both shifts i.e left shift and Right shift.




→ The diagram of a 4-bit universal shift Register that has all the functions (shift left, shift right and parallel load) is shown in fig.

→ It consists of 4 D-flip flops and 4 Mux.

→ The 4 Mux's has 2 common selection i/p's  $S_1$  and  $S_0$

- #  $I_0$  in each mux is selected when  $S_1 S_0 = 00$
- $I_1$  in each mux is selected when  $S_1 S_0 = 01$
- $I_2$  in each mux is selected when  $S_1 S_0 = 10$
- $I_3$  in each mux is selected when  $S_1 S_0 = 11$

The selection i/p's  $S_1 S_0$  controls the mode of operation of register as shown in function table.



function table for Register:

- ↳ when  $S_1 S_0 = 00$ , the present value of register is applied to D i/p's of the flipflops. This condition forms a path from the flipflops Q/p into the i/p of same flipflop. So, the next clock edge transfers into each flipflop the binary value it held previously. So, no change of state occurs.
- ↳ when  $S_1 S_0 = 01$ , terminal  $I_o$  of mux i/p has a path to D i/p's of the flipflop. This causes a shift<sup>left</sup> register operation, with serial i/p transferred into flip flop  $Q_2$ .
- ↳ when  $S_1 S_0 = 10$ , a shift right operation results with other serial i/p going into flip flop  $Q_1$ .
- ↳ When  $S_1 S_0 = 11$ , the binary information on the parallel i/p lines is transferred into registers simultaneously during next clock edge.




Fig: 4-bit universal shift Register .

## Design of Modulo - N counter:

steps involved in design of synchronous counter:

1. obtain the transition table from given ckt information.
2. determine the no. of flip-flops.
3. choose the type of flip-flop to be used.
4. from transition table, derive the ckt excitation table.
5. use K-map or any other simplification method to derive the circuit flip-flop input functions.
6. Draw the logic diagram.

Design of a synchronous mod-6 counter using clocked JK

flip-flops:

The counter with  $n$  flip-flops has maximum mod number  $2^n$ .

Design of mod-6 counter using JK flip-flop:

Step 1: find no. of flip-flops required to build the counter

flip-flops required are:  $2^n \geq N$ .

Here  $N = 6 \therefore n = 3$ .

i.e. 3 flip-flops are required.

Step 2: Determine the transition table or state table.

| Present State  |                |                | Next State        |                   |                   | flip-flop inputs |                |                |                |                |                |
|----------------|----------------|----------------|-------------------|-------------------|-------------------|------------------|----------------|----------------|----------------|----------------|----------------|
| Q <sub>A</sub> | Q <sub>B</sub> | Q <sub>C</sub> | Q <sub>A'F1</sub> | Q <sub>B'F1</sub> | Q <sub>C'F1</sub> | J <sub>A</sub>   | K <sub>A</sub> | J <sub>B</sub> | K <sub>B</sub> | J <sub>C</sub> | K <sub>C</sub> |
| 0              | 0              | 0              | 0                 | 0                 | 1                 | 0                | X              | 0              | X              | 1              | X              |
| 0              | 0              | 1              | 0                 | 1                 | 0                 | 0                | X              | 1              | X              | X              | 1              |
| 0              | 1              | 0              | 0                 | 1                 | 1                 | 0                | X              | X              | 0              | 1              | X              |
| 0              | 1              | 1              | 1                 | 0                 | 0                 | 1                | X              | X              | 1              | X              | 1              |
| 1              | 0              | 0              | 1                 | 0                 | 1                 | X                | 0              | 0              | X              | 1              | X              |
| 1              | 0              | 1              | 0                 | 0                 | 0                 | X                | 1              | 0              | X              | X              | 1              |
| 1              | 1              | 0              | X                 | X                 | X                 | X                | X              | X              | X              | X              | X              |
| 1              | 1              | 1              | X                 | X                 | X                 | X                | X              | X              | X              | X              | X              |

Step 3: K-map Simplification for flip-flop inputs.

for J<sub>A</sub>

| QBQC            |    | QBQC |     | QBQC |    | QBQC |    |
|-----------------|----|------|-----|------|----|------|----|
| QA              | QA | QA   | QA  | QA   | QA | QA   | QA |
| Q <sub>A'</sub> | 0  | 0    | (1) | 0    |    |      |    |
| Q <sub>A</sub>  | X  | X    | (X) | X    |    |      |    |

$J_A = QBQC$

for K<sub>A</sub>

| QBQC            |    | QBQC |    | QBQC |    | QBQC |    |
|-----------------|----|------|----|------|----|------|----|
| QA              | QA | QA   | QA | QA   | QA | QA   | QA |
| Q <sub>A'</sub> | X  | (X)  | X  | X    |    |      |    |
| Q <sub>A</sub>  | 0  | (1)  | X  | X    |    |      |    |

$K_A = QC$

for  $J_B$ ,

| $Q_A Q_C$ |
|-----------|-----------|-----------|-----------|-----------|
| $Q_A$     | 0         | 1         | x         | x         |
| $Q_A$     | 0         | 0         | x         | x         |

$$J_B = Q_A^T Q_C$$

for  $K_B$ ,

| $Q_A Q_C$ |
|-----------|-----------|-----------|-----------|-----------|
| $Q_A$     | x         | x         | 1         | 0         |
| $Q_A$     | x         | x         | x         | x         |

$$K_B = Q_C$$

for  $J_C$ ,

| $Q_A Q_C$ |
|-----------|-----------|-----------|-----------|-----------|
| $Q_A$     | 1         | x         | x         | 1         |
| $Q_A$     | 1         | x         | x         | x         |

$$J_C = 1$$

for  $K_C$ ,

| $Q_A Q_C$ |
|-----------|-----------|-----------|-----------|-----------|
| $Q_A$     | x         | 1         | 0         | x         |
| $Q_A$     | x         | 1         | x         | x         |

$$K_C = 1$$




fig: Implementation of mod-6 Synchronous counter using JK flip-flop

### Design of synchronous decade counter (Mod-10 counter):

Table below shows the excitation table for synchronous decade counter using T-flip-flops.

| Present State |       |       |       | Next State |           |           |           | Flip-flop Sops |       |       |       |
|---------------|-------|-------|-------|------------|-----------|-----------|-----------|----------------|-------|-------|-------|
| $Q_0$         | $Q_1$ | $Q_2$ | $Q_3$ | $Q_D + 1$  | $Q_{D+1}$ | $Q_{D+2}$ | $Q_{D+3}$ | $T_D$          | $T_C$ | $T_B$ | $T_A$ |
| 0             | 0     | 0     | 0     | 0          | 0         | 0         | 1         | 0              | 0     | 0     | 1     |
| 0             | 0     | 0     | 1     | 0          | 0         | 1         | 0         | 0              | 0     | 1     | 1     |
| 0             | 0     | 1     | 0     | 0          | 0         | 1         | 1         | 0              | 0     | 0     | 1     |
| 0             | 0     | 1     | 1     | 0          | 1         | 0         | 0         | 0              | 1     | 1     | 1     |
| 0             | 1     | 0     | 0     | 0          | 1         | 0         | 1         | 0              | 0     | 0     | 1     |
| 0             | 1     | 0     | 1     | 0          | 1         | 1         | 0         | 0              | 0     | 1     | 1     |
| 0             | 1     | 1     | 0     | 0          | 1         | 1         | 1         | 0              | 0     | 0     | 1     |
| 0             | 1     | 1     | 1     | 1          | 0         | 0         | 0         | 1              | 1     | 1     | 1     |
| 1             | 0     | 0     | 0     | 1          | 0         | 0         | 1         | 0              | 0     | 0     | 1     |
| 1             | 0     | 0     | 1     | 0          | 0         | 0         | 0         | 1              | 0     | 0     | 1     |
| 1             | 0     | 1     | 0     | x          | x         | x         | x         | x              | x     | x     | x     |
| 1             | 0     | 1     | 1     | x          | x         | x         | x         | x              | x     | x     | x     |
| 1             | 1     | 0     | 0     | x          | x         | x         | x         | x              | x     | x     | x     |
| 1             | 1     | 0     | 1     | x          | x         | x         | x         | x              | x     | x     | x     |
| 1             | 1     | 1     | 0     | x          | x         | x         | x         | x              | x     | x     | x     |
| 1             | 1     | 1     | 1     | x          | x         | x         | x         | x              | x     | x     | x     |

Table: Excitation table.

for  $T_A$ ,

| $Q_D Q_3$        | $Q_D Q_2$ | $Q_D Q_1$ | $Q_D Q_0$ | $Q_D Q_3 Q_2 Q_1 Q_0$ |
|------------------|-----------|-----------|-----------|-----------------------|
| 0                | 1         | 1         | 1         | 1                     |
| Q <sub>D+1</sub> | 1         | 1         | 1         | 1                     |
| Q <sub>D+2</sub> | x         | x         | x         | x                     |
| Q <sub>D+3</sub> | 1         | 1         | x         | x                     |

$$T_A = 1$$

for  $T_B$

| $Q_D Q_3$        | $Q_D Q_2$ | $Q_D Q_1$ | $Q_D Q_0$ | $Q_D Q_3 Q_2 Q_1 Q_0$ |
|------------------|-----------|-----------|-----------|-----------------------|
| 0                | 1         | 1         | 0         | 1                     |
| Q <sub>D+1</sub> | 0         | 1         | 1         | 0                     |
| Q <sub>D+2</sub> | x         | x         | x         | x                     |
| Q <sub>D+3</sub> | 0         | 0         | x         | x                     |

$$T_B = \bar{Q}_D Q_A.$$

for  $T_A$ ,

|           | $Q_{BAA}$ | $Q_{BAA}$ | $Q_{BAA}$ | $Q_{BAA}$ | $Q_{BAA}$ |
|-----------|-----------|-----------|-----------|-----------|-----------|
| $Q_{DQC}$ | 0         | 0         | 0         | 0         | 0         |
| 1         | 0         | 0         | 1         | 0         | 0         |
| $Q_{DQC}$ | X         | X         | X         | 0         | X         |
| $Q_{DQC}$ | 0         | 1         | X         | X         | X         |

for  $T_B$ ,

|           | $Q_{BAA}$ | $Q_{BAA}$ | $Q_{BAA}$ | $Q_{BAA}$ | $Q_{BAA}$ |
|-----------|-----------|-----------|-----------|-----------|-----------|
| $Q_{DQC}$ | 0         | 0         | 0         | 1         | 0         |
| 1         | 0         | 0         | 1         | 0         | 0         |
| $Q_{DQC}$ | X         | X         | X         | X         | X         |
| $Q_{DQC}$ | 0         | 0         | 0         | X         | X         |

$$T_D = Q_D Q_A + Q_C Q_B Q_A \quad T_C = Q_B Q_A$$




fig: Logic diagram of synchronous decade counter.

### Design of up / down synchronous counter:

A up/down counter is one that is capable of progressing in increasing order or decreasing order through a certain sequence.

→ An up/down counter is also called "Bidirectional Counter".

→ up/down counter is controlled by up/down signal.

→ When up/down sig is HIGH, counter goes through up-sequence; i.e. 0, 1, 2, 3 ... n.

→ When up/down sig is Low, counter follows reverse sequence i.e. n, n-1, ... 0.

for 3-bit counters these sequences are:

0, 1, 2, 3, 4, 5, 6, 7 for up operation & 7, 6, 5, 4, 3, 2, 1, 0 for down operation.

The arrows in table indicates the state-to-state movement of the counter for both its up & its down modes of operation.

| CP | up | Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | Down |
|----|----|----------------|----------------|----------------|------|
| 0  | →  | 0              | 0              | 0              | ↑    |
| 1  | →  | 0              | 0              | 1              | ↑    |
| 2  | ↓  | 0              | 1              | 0              | ↑    |
| 3  | ↓  | 0              | 1              | 1              | ↑    |
| 4  | ↓  | 1              | 0              | 0              | ↑    |
| 5  | ↓  | 1              | 0              | 1              | ↑    |
| 6  | ↓  | 1              | 1              | 0              | ↑    |
| 7  | →  | 1              | 1              | 1              | ↑    |

Design of 3-bit up/down synchronous counter, using T-flip-flop.

| Flp<br>UP/DOWN<br>(UD) | present state  |                |                | Next state      |                 |                 | Flip-flop Sel's |                |                |
|------------------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|
|                        | Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | Q <sub>C1</sub> | Q <sub>B1</sub> | Q <sub>A1</sub> | T <sub>C</sub>  | T <sub>B</sub> | T <sub>A</sub> |
| 0                      | 0              | 0              | 0              | 1               | 1               | 1               | 1               | 1              | 1              |
| 0                      | 0              | 0              | 1              | 0               | 0               | 0               | 0               | 0              | 1              |
| 0                      | 0              | 1              | 0              | 0               | 0               | 1               | 0               | 1              | 1              |
| 0                      | 0              | 1              | 1              | 0               | 1               | 0               | 0               | 0              | 1              |
| 0                      | 1              | 0              | 0              | 0               | 1               | 1               | 1               | 1              | 1              |
| 0                      | 1              | 0              | 1              | 1               | 0               | 0               | 0               | 0              | 1              |
| 0                      | 1              | 1              | 0              | 1               | 0               | 1               | 0               | 1              | 1              |
| 0                      | 1              | 1              | 1              | 1               | 1               | 0               | 0               | 0              | 1              |
| 1                      | 0              | 0              | 0              | 0               | 0               | 1               | 0               | 0              | 1              |
| 1                      | 0              | 0              | 1              | 0               | 1               | 0               | 0               | 1              | 1              |
| 1                      | 0              | 1              | 0              | 0               | 1               | 1               | 0               | 0              | 1              |
| 1                      | 0              | 1              | 1              | 1               | 0               | 0               | 1               | 0              | 1              |
| 1                      | 1              | 0              | 0              | 1               | 0               | 1               | 0               | 0              | 1              |
| 1                      | 1              | 0              | 1              | 1               | 1               | 0               | 0               | 1              | 1              |
| 1                      | 1              | 1              | 0              | 1               | 1               | 1               | 0               | 0              | 1              |
| 1                      | 1              | 1              | 1              | 0               | 0               | 0               | 1               | 1              | 1              |

## K-map Simplification :-

for  $T_C$ ,

|     |     | QBQA | QBQA' | QBBA | QBBA' |
|-----|-----|------|-------|------|-------|
|     |     | QBQA | QBQA' | QBBA | QBBA' |
| UD  | QC  | 1    | 0     | 0    | 0     |
| UD' | QC  | 1    | 0     | 0    | 0     |
| UD  | QC' | 0    | 0     | 1    | 0     |
| UD' | QC' | 0    | 0     | 1    | 0     |

for  $T_B$ ,

|     |     | QBQA | QBQA' | QBBA | QBBA' |
|-----|-----|------|-------|------|-------|
|     |     | QBQA | QBQA' | QBBA | QBBA' |
| UD  | QC  | 1    | 0     | 0    | 1     |
| UD' | QC  | 1    | 0     | 0    | 1     |
| UD  | QC' | 0    | 1     | 1    | 0     |
| UD' | QC' | 0    | 1     | 1    | 0     |

$$T_C = UD' QB' QA' + UD QB QA$$

$$T_B = UD' QA' + UD \cdot QA$$

for  $T_A$ ,

|     |     | QBQA | QBQA' | QBBA | QBBA' |
|-----|-----|------|-------|------|-------|
|     |     | QBQA | QBQA' | QBBA | QBBA' |
| UD  | QC  | 1    | 1     | 1    | 1     |
| UD' | QC  | 1    | 1     | 1    | 1     |
| UD  | QC' | 1    | 1     | 1    | 1     |
| UD' | QC' | 1    | 1     | 1    | 1     |

$$T_A = 1$$




fig: Logic diagram of synchronous up/down counter

{

### Ring counter:-

The ring counter can be used for counting of no. of pulses. The no. of pulses counted is read by noting which flipflop is in state -1. No decoding circuit is required.

### construction:-

The o/p of each stage is connected to 'D' input of the next stage & o/p of last stage is fed back to i/p of 1st stage. is

The  $\overline{\text{CLR}}$  followed by  $\overline{\text{PRE}}$  makes the o/p of 1st stage to '1' and remaining o/p's are '0' i.e.,  $Q_A = 1$  &  $Q_B = Q_C = Q_D = 0$

### operation:-

The 1st clock pulse produces  $Q_B = 1$  & remaining o/p's are '0'. According to clock pulse applied at the clock i/p CP, a sequence of

of 4 states is produced.

These states are listed in table

| Clock pulse | Q <sub>A</sub> | Q <sub>B</sub> | Q <sub>C</sub> | Q <sub>D</sub> |
|-------------|----------------|----------------|----------------|----------------|
| 0           | 1              | 0              | 0              | 0              |
| 1           | 0              | 1              | 0              | 0              |
| 2           | 0              | 0              | 1              | 0              |
| 3           | 0              | 0              | 0              | 1              |
| 4           | 1              | 0              | 0              | 0              |

Ring counter sequence 4-bits

→ As shown in table, '1' is always retained in counter & simply shifted 'x' around the ring, moving one state to right for each clock pulse.

→ In case of 4-bit sequence, 4 flip-flops are used. So, a sequence of 4 states is produced & repeated.

State-table:-

| Present state |   |   |   | Next state |       |       |       | flipflop inputs |       |       |       |
|---------------|---|---|---|------------|-------|-------|-------|-----------------|-------|-------|-------|
| A             | B | C | D | $A^+$      | $B^+$ | $C^+$ | $D^+$ | $D_A$           | $D_B$ | $D_C$ | $D_D$ |
| 0             | 0 | 0 | 0 | x          | x     | x     | x     | x               | x     | x     | x     |
| 0             | 0 | 0 | 1 | 1          | 0     | 0     | 0     | 1               | 0     | 0     | 0     |
| 0             | 0 | 1 | 0 | 0          | 0     | 0     | 1     | 0               | 0     | 0     | 1     |
| 0             | 0 | 1 | 1 | x          | x     | x     | x     | x               | x     | x     | x     |
| 0             | 1 | 0 | 0 | 0          | 0     | 1     | 0     | 0               | 1     | 0     | 0     |
| 0             | 1 | 0 | 1 | x          | x     | x     | x     | x               | x     | x     | x     |
| 0             | 1 | 1 | 0 | x          | x     | x     | x     | x               | x     | x     | x     |
| 0             | 1 | 1 | 1 | x          | x     | x     | x     | x               | x     | x     | x     |
| 1             | 0 | 0 | 0 | 0          | 1     | 0     | 0     | 0               | 1     | 0     | 0     |
| 1             | 0 | 0 | 1 | x          | x     | x     | x     | x               | x     | x     | x     |
| 1             | 0 | 1 | 0 | x          | x     | x     | x     | x               | x     | x     | x     |
| 1             | 0 | 1 | 1 | x          | x     | x     | x     | x               | x     | x     | x     |
| 1             | 1 | 0 | 0 | x          | x     | x     | x     | x               | x     | x     | x     |
| 1             | 1 | 0 | 1 | x          | x     | x     | x     | x               | x     | x     | x     |
| 1             | 1 | 1 | 0 | x          | x     | x     | x     | x               | x     | x     | x     |
| 1             | 1 | 1 | 1 | x          | x     | x     | x     | x               | x     | x     | x     |

Simplification using K-map:

| $D_A = -$ |        | $CD$ | $c'b'$ | $c'd'$ | $cd$ | $cd'$ |           |
|-----------|--------|------|--------|--------|------|-------|-----------|
| $AB$      | $AB'$  |      |        |        |      |       |           |
| $b'$      | $b$    | x    | 1      | x      | 0    | 2     |           |
| $a'b'$    | $a'b$  | 0    | x      | 5      | x    | 7     | x         |
| $a'b$     | $a'b'$ | x    | 4      | x      | 6    | x     | 8         |
| $ab$      | $ab'$  | x    | 12     | x      | 13   | x     | 15        |
| $ab'$     | $ab$   | 0    | x      | 12     | x    | 13    | x         |
|           |        |      |        |        |      |       | $D$       |
|           |        |      |        |        |      |       | $D_A = D$ |

DB :-

| AB     | CD              | $c'b'$          | $c'b$           | $c'd$           | $cd$ | $cb'$ |
|--------|-----------------|-----------------|-----------------|-----------------|------|-------|
| $A'B'$ | X <sub>0</sub>  | 0 <sub>1</sub>  | X <sub>3</sub>  | 0 <sub>2</sub>  |      |       |
| $A'B$  | 0 <sub>4</sub>  | X <sub>5</sub>  | X <sub>7</sub>  | X <sub>6</sub>  |      |       |
| AB     | X <sub>12</sub> | X <sub>13</sub> | X <sub>15</sub> | X <sub>14</sub> |      |       |
| $AB'$  | 1 <sub>8</sub>  | X <sub>9</sub>  | X <sub>11</sub> | X <sub>10</sub> |      |       |

A

$$DB = A$$

DCG :-

| AB     | CD              | $c'b'$          | $cb$            | $cd$            | $cd'$ |
|--------|-----------------|-----------------|-----------------|-----------------|-------|
| $A'B'$ | X <sub>0</sub>  | 0 <sub>1</sub>  | X <sub>3</sub>  | 0 <sub>2</sub>  |       |
| $A'B$  | 1 <sub>4</sub>  | X <sub>5</sub>  | X <sub>7</sub>  | X <sub>6</sub>  |       |
| AB     | X <sub>12</sub> | X <sub>13</sub> | X <sub>15</sub> | X <sub>14</sub> |       |
| $AB'$  | 0 <sub>8</sub>  | X <sub>9</sub>  | X <sub>11</sub> | X <sub>10</sub> |       |


$$DC = B$$

DD :-

| AB     | CD              | $c'b'$          | $c'b$           | $c'd$           | $cd$ | $cd'$ |
|--------|-----------------|-----------------|-----------------|-----------------|------|-------|
| $A'B'$ | X <sub>0</sub>  | 0 <sub>1</sub>  | X <sub>3</sub>  | 1 <sub>2</sub>  |      |       |
| $A'B$  | 0 <sub>4</sub>  | X <sub>5</sub>  | X <sub>7</sub>  | X <sub>6</sub>  |      |       |
| AB     | X <sub>12</sub> | X <sub>13</sub> | X <sub>15</sub> | X <sub>16</sub> |      |       |
| $AB'$  | 0 <sub>8</sub>  | X <sub>9</sub>  | X <sub>11</sub> | X <sub>10</sub> |      |       |

$$DO = C$$

Implement using D-flipflop



Application

The ring counter can be used for counting no. of pulses. The no. of pulses counted is read by noting which flip-flop is in state

→ The output of last stage  $Q_0$  is '0'. Therefore, complement output of last stage,  $\bar{Q}_0$  is '1'. This is connected back to 'D' input of 1st stage.  
So  $D_A$  is '1'.

→ The first rising clock edge produces  $Q_A=1$ ,  $\bar{Q}_B=0$ ,  $\bar{Q}_C=0$ ,  $\bar{Q}_D=0$  since  $D_B$ ,  $D_C$  &  $D_D$  are '0'.

→ The next rising clock edge produces  $Q_A=1$ ,  $\bar{Q}_B=1$ ,  $\bar{Q}_C=0$  &  $\bar{Q}_D=0$

The sequence of states is shown in state table

→ After '8' states, the sequence is repeated.

To design a counter of 5-bit sequence, it requires a total of 10 states.

### Design of Johnson Counter:-

| Present state<br>A B C D | Next state<br>$A^+$ $B^+$ $C^+$ $D^+$ | Flip Flop Slips |       |       |       |
|--------------------------|---------------------------------------|-----------------|-------|-------|-------|
|                          |                                       | $D_A$           | $D_B$ | $D_C$ | $D_D$ |
| 0 0 0 0                  | 1 0 0 0                               | 1               | 0     | 0     | 0     |
| 0 0 0 1                  | 0 0 0 0                               | 0               | 0     | 0     | 0     |
| 0 0 1 0                  | x x x x                               | x               | x     | x     | x     |
| 0 0 1 1                  | 0 0 0 1                               | 0               | 0     | 0     | 1     |
| 0 1 0 0                  | x x x x                               | x               | x     | x     | x     |
| 0 1 0 1                  | x x x x                               | x               | x     | x     | x     |
| 0 1 1 0                  | x x x x                               | x               | x     | x     | x     |
| 0 1 1 1                  | 0 0 1 1                               | 0               | 0     | 1     | 1     |
| 1 0 0 0                  | 1 1 0 0                               | 1               | 1     | 0     | 0     |
| 1 0 0 1                  | x x x x                               | x               | x     | x     | x     |
| 1 0 1 0                  | x x x x                               | x               | x     | x     | x     |

no decoding circuit is required, since there is one pulse at the o/p for each of  $N$  clock pulses.

Notes-

- Ring counter is also referred to as divide by  $N$  counter (or) an  $N:1$  scalar.
- Ring counters can be instructed for any desired mod no; i.e., Mod- $N$  ring counter requires  $N$ -flipflops.

Johnson (or) Twisting Ring (or) switch tail counters:-

In a Johnson counter, the ' $q$ ' o/p of each stage of flip-flop is connected to ' $D$ ' i/p of the next stage, except that the complement o/p of last stage flipflop is connected back to  $D$ -i/p of 1st flipflop.

Initially, the registers (i.e., all flipflop's) are cleared. so all o/p's  $\Phi_A, \Phi_B, \Phi_C$  &  $\Phi_D$  are '0'.

| clock pulse | $\Phi_A$ | $\Phi_B$ | $\Phi_C$ | $\Phi_D$ |
|-------------|----------|----------|----------|----------|
| 0           | 0        | 0        | 0        | 0        |
| 1           | 1        | 0        | 0        | 0        |
| 2           | 1        | 1        | 0        | 0        |
| 3           | 1        | 1        | 1        | 0        |
| 4           | 1        | 1        | 1        | 1        |
| 5           | 0        | 1        | 1        | 1        |
| 6           | 0        | 0        | 1        | 1        |
| 7           | 0        | 0        | 0        | 1        |

|         |         |         |         |
|---------|---------|---------|---------|
| 1 0 1 1 | x x x x | x x x x | Page 34 |
| 1 1 0 0 | 1 1 1 0 | 1 1 1 0 |         |
| 1 1 0 1 | x x x x | x x x x |         |
| 1 1 1 0 | 1 1 1 1 | 0 1 1 1 |         |
| 1 1 1 1 | 0 1 1 1 | 0 1 1 1 |         |

Simplification using K-map:-

DA :-

| AB \ CD | C'D'            | C'D             | CD              | CD'             |
|---------|-----------------|-----------------|-----------------|-----------------|
| A'B'    | 1 <sub>0</sub>  | 0 <sub>1</sub>  | 0 <sub>2</sub>  | X <sub>2</sub>  |
| A'B     | X <sub>4</sub>  | X <sub>5</sub>  | 0 <sub>7</sub>  | X <sub>6</sub>  |
| AB      | 1 <sub>12</sub> | X <sub>12</sub> | 0 <sub>15</sub> | 1 <sub>16</sub> |
| AB'     | 1 <sub>8</sub>  | X <sub>9</sub>  | X <sub>11</sub> | X <sub>10</sub> |

$$DA = D'$$

DB :-

| AB \ CD | C'D'            | C'D             | CD              | CD'             |
|---------|-----------------|-----------------|-----------------|-----------------|
| A'B'    | 0 <sub>0</sub>  | 0 <sub>1</sub>  | 0 <sub>2</sub>  | X <sub>2</sub>  |
| A'B     | X <sub>4</sub>  | X <sub>5</sub>  | 0 <sub>7</sub>  | X <sub>6</sub>  |
| AB      | 1 <sub>12</sub> | X <sub>13</sub> | 1 <sub>15</sub> | 1 <sub>14</sub> |
| AB'     | 1 <sub>8</sub>  | X <sub>9</sub>  | X <sub>11</sub> | X <sub>10</sub> |

$$A$$

$$DB = A$$

DC :-

| AB \ CD | C'D'            | C'D             | CD              | CD'             |
|---------|-----------------|-----------------|-----------------|-----------------|
| A'B'    | 0 <sub>0</sub>  | 0 <sub>1</sub>  | 0 <sub>2</sub>  | X <sub>2</sub>  |
| A'B     | X <sub>4</sub>  | X <sub>5</sub>  | 1 <sub>7</sub>  | X <sub>6</sub>  |
| AB      | 1 <sub>12</sub> | X <sub>13</sub> | 1 <sub>15</sub> | 1 <sub>14</sub> |
| AB'     | 0 <sub>8</sub>  | X <sub>9</sub>  | X <sub>11</sub> | X <sub>10</sub> |


$$DC = B$$

DD :-

| AB \ CD | C'D'            | C'D             | CD              | CD'             |
|---------|-----------------|-----------------|-----------------|-----------------|
| A'B'    | 0 <sub>0</sub>  | 0 <sub>1</sub>  | 1 <sub>2</sub>  | X <sub>2</sub>  |
| A'B     | X <sub>4</sub>  | X <sub>5</sub>  | 1 <sub>7</sub>  | X <sub>6</sub>  |
| AB      | 0 <sub>12</sub> | X <sub>13</sub> | 1 <sub>15</sub> | 1 <sub>14</sub> |
| AB'     | 0 <sub>8</sub>  | X <sub>9</sub>  | X <sub>11</sub> | X <sub>10</sub> |

$$DD = C$$

Implement using D-flipflop:-



Note:-

In General, a n-stage Johnson counter will produce a modulus of  $2^n$ , where 'n' is the no. of stages (ie, flipflops) in the counter.

As shown in table, the counter will "fill up" with 1's from left to right & then fill up with 0's again.

Advantage:-

NO decoding is required.

(Readily decoded with two AND gates)

## Counters:

A Counter is a sequential circuit that goes through a pre determined sequence of binary states upon the application of input pulses.

- # A counter is used to count clock pulses.
  - # A counter can also be used as frequency divider.
- ⇒ with  $n$ -flip flops maximum possible states in the counter is  $2^n$ .

$$\left( \overline{N \leq 2^n} \right)$$

Where  $N$  - No. of states,  
 $n$  - No. of flip flop's!

Ex:  $n=2, N \leq 2^2 \Rightarrow N \leq 4 \Rightarrow$  Mod 4 counter.  
 $n=3, N \leq 2^3 \Rightarrow N \leq 8 \Rightarrow$  Mod 8 counter,

## Types of counters:

Depending on clock pulse applied, counters are of 2 types.


1. Asynchronous / Ripple counters.
  2. Synchronous counters.
- ⇒ The main difference between Asynchronous & synchronous is that, in synchronous same clock is given to all flip flops for triggering simultaneously. But in Asynchronous, the output of one flip flop

## A synchronous Counter's:

Generally, JK & T flip flops are used to design Asynchronous counters, because they ~~can~~ produce complemented outputs, when  $J=1$  &  $K=1$ ;


(or)  $T=1$ .

We can use either +ve edge or -ve edge triggered 'JK' or 'T' flip flops to design Asynchronous counters. i.e.



⇒ In Asynchronous counters, the inputs of JK & K is 1; i.e. to obtain toggle state.


1-bit counter (or) Mod-2 counter (or) Divide by 2 counter:



Truth Table (or) Operational

| clock     | Q | $Q'$ |
|-----------|---|------|
| Initial 0 | 0 | 1    |
| ↓ 1       | 1 | 0    |
| ↓ 2       | 0 | 1    |
| ↓ 3       | 1 | 0    |
| up        |   |      |
| down      |   |      |
|           |   |      |

Timing diagram:



## ASYNCRONDUS COUNTER:

- \* 2-bit ripple counter: counter:  
(Mode-4 counter or Divide by 4)


-ve edge triggering:



$$2^n \geq N$$

$$2^n \geq 4$$

$n=2$  (flip flop's required)




| clk | $Q_1, Q_0$ | $Q'_1, Q'_0$ |
|-----|------------|--------------|
| 0   | 0 0        | 1 1          |
| ↓ 1 | 0 1        | 1 0          |
| ↓ 2 | 1 0        | 0 1          |
| ↓ 3 | 1 1        | 0 0          |
| ↓ 4 | 0 0        | 1 1          |

up counting      down counting.


$Q_1, Q_0 \rightarrow$  up counter

$Q'_1, Q'_0 \rightarrow$  Down counter

Timing diagram:




+ve edge triggering:



| clk | $Q_1, Q_0$ | $Q'_1, Q'_0$ |
|-----|------------|--------------|
| 0   | 0 0        | 1 1          |
| ↑ 1 | 1 1        | 0 0          |
| ↑ 2 | 1 0        | 0 1          |
| ↑ 3 | 0 1        | 1 0          |
| ↑ 4 | 0 0        | 1 1          |

$Q, Q_0 \rightarrow$  Down counter

$Q', Q'_0 \rightarrow$  up counter





3-Bit ripple

~~counter~~:

[Mode-6 counter (or) Divide by 8 counter]




+ve edge triggering:



| $\text{clk}$ | $Q_2 Q_1 Q_0$ | $Q'_2 Q'_1 Q'_0$ |
|--------------|---------------|------------------|
| 0            | 0 0 0         | 1 1 1            |
| $\uparrow 1$ | 1 1 1         | 0 0 0            |
| $\uparrow 2$ | 1 1 0         | 0 0 1            |
| $\uparrow 3$ | 1 0 1         | 0 1 0            |
| $\uparrow 4$ | 1 0 0         | 0 1 1            |
| $\uparrow 5$ | 0 1 1         | 1 0 0            |
| $\uparrow 6$ | 0 1 0         | 1 0 1            |
| $\uparrow 7$ | 0 0 1         | 1 1 0            |
| $\uparrow 8$ | 0 0 0         | 1 1 1            |

$Q_2 Q_1 Q_0$  - down

$Q'_2 Q'_1 Q'_0$  - up




-ve edge triggering:

$$2^n \geq N$$

$$2^3 \geq 6$$




3: NO. of flip flop's



| clk | $Q_2\ Q_1\ Q_0$ | $Q'_2\ Q'_1\ Q'_0$ |
|-----|-----------------|--------------------|
| 0   | 0 0 0           | 1 1 1              |
| ↓ 1 | 0 0 1           | 1 1 0              |
| ↓ 2 | 0 1 0           | 1 0 1              |
| ↓ 3 | 0 1 1           | 1 0 0              |
| ↓ 4 | 1 0 0           | 0 1 1              |
| ↓ 5 | 1 0 1           | 0 1 0              |
| ↓ 6 | 1 1 0           | 0 0 1              |
| ↓ 7 | 1 1 1           | 0 0 0              |
| ↓ 8 | 0 0 0           | 1 1 1              |

$Q_2\ Q_1\ Q_0 \rightarrow$  up  
 $Q'_2\ Q'_1\ Q'_0 \rightarrow$  down

Timing diagram:



## 4 Bit Asynchronous Counter


Asynchronous 4-bit <sup>Down</sup> counter  
Mod-10 Counter

$$2^n \geq N$$

$$2^4 \geq 10$$

$$n = 4$$

∴ 4 flip flops are required to design a Mod-10 counter




Down


up

| Clock | Q <sub>3</sub> | Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> | Q <sub>3</sub> ' | Q <sub>2</sub> ' | Q <sub>1</sub> ' | Q <sub>0</sub> ' |
|-------|----------------|----------------|----------------|----------------|------------------|------------------|------------------|------------------|
| ↑ 0   | 0              | 0              | 0              | 0              | 1                | 1                | 1                | 1                |
| ↑ 1   | 0              | 1              | 1              | 1              | 0                | 0                | 0                | 0                |
| ↑ 2   | 1              | 1              | 1              | 0              | 0                | 0                | 0                | 1                |
| ↑ 3   | 1              | 1              | 0              | 1              | 0                | 0                | 1                | 0                |
| ↑ 4   | 1              | 1              | 0              | 0              | 0                | 0                | 1                | 1                |
| ↑ 5   | 1              | 0              | 1              | 1              | 0                | 1                | 0                | 0                |
| ↑ 6   | 1              | 0              | 1              | 0              | 0                | 1                | 0                | 1                |
| ↑ 7   | 1              | 0              | 0              | 1              | 0                | 1                | 1                | 0                |
| ↑ 8   | 1              | 0              | 0              | 0              | 0                | 1                | 1                | 1                |
| ↑ 9   | 0              | 1              | 1              | 1              | 1                | 0                | 0                | 0                |
| ↑ 10  | 0              | 1              | 1              | 0              | 1                | 0                | 0                | 1                |
| ↑ 11  | 0              | 1              | 0              | 1              | 1                | 0                | 1                | 0                |
| ↑ 12  | 0              | 1              | 0              | 0              | 1                | 0                | 1                | 1                |
| ↑ 13  | 0              | 0              | 1              | 1              | 1                | 1                | 0                | 0                |
| ↑ 14  | 0              | 0              | 1              | 0              | 1                | 1                | 0                | 1                |
| ↑ 15  | 0              | 0              | 0              | 1              | 1                | 1                | 1                | 0                |
| ↑ 16  | 0              | 0              | 0              | 0              | 1                | 1                | 1                | 1                |

Timing diagram:




Asynchronous 4-Bit up counter:-



| Clock | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ | $Q'_3$ | $Q'_2$ | $Q'_1$ | $Q'_0$ |
|-------|-------|-------|-------|-------|--------|--------|--------|--------|
| 0     | 0     | 0     | 0     | 0     | 1      | 1      | 1      | 1      |
| ↓ 1   | 0     | 0     | 0     | 1     | 1      | 1      | 1      | 0      |
| ↓ 2   | 0     | 0     | 1     | 0     | 1      | 1      | 0      | 1      |
| ↓ 3   | 0     | 0     | 1     | 1     | 1      | 1      | 0      | 0      |
| ↓ 4   | 0     | 1     | 0     | 0     | 1      | 0      | 1      | 1      |
| ↓ 5   | 0     | 1     | 0     | 1     | 1      | 0      | 1      | 0      |
| ↓ 6   | 0     | 1     | 1     | 0     | 1      | 0      | 0      | 1      |
| ↓ 7   | 0     | 1     | 1     | 1     | 1      | 0      | 0      | 0      |

|                 |         |         |
|-----------------|---------|---------|
| $\downarrow 8$  | 1 0 0 0 | 0 1 1 1 |
| $\downarrow 9$  | 1 0 0 1 | 0 1 1 0 |
| $\downarrow 10$ | 1 0 1 0 | 0 1 0 1 |
| $\downarrow 11$ | 1 0 1 1 | 0 1 0 0 |
| $\downarrow 12$ | 1 1 0 0 | 0 0 1 1 |
| $\downarrow 13$ | 1 1 0 1 | 0 0 1 0 |
| $\downarrow 14$ | 1 1 1 0 | 0 0 0 1 |
| $\downarrow 15$ | 1 1 1 1 | 0 0 0 0 |
| $\downarrow 16$ | 0 0 0 0 | 1 1 1 1 |


Timing Diagram:



Present and Clear Inputs:


Active Low

| PRE | CLR | Q         |
|-----|-----|-----------|
| 0   | 1   | 1         |
| 1   | 0   | 0         |
| 1   | 1   | Normal JK |
| 0   | 0   | X         |




Active High:

| PRE | CLR | Q         |
|-----|-----|-----------|
| 0   | 0   | Normal JK |
| 0   | 1   | 0         |
| 1   | 0   | 1         |
| 1   | 1   | X         |



| C1K | $Q_2$ | $Q_1$ | $Q_0$ | CLR |
|-----|-------|-------|-------|-----|
| 0   | 0     | 0     | 0     | 1   |
| 1   | 0     | 0     | 1     | 1   |
| 2   | 0     | 1     | 0     | 1   |
| 3   | 0     | 1     | 1     | 1   |
| 4   | 1     | 0     | 0     | 1   |
| 5   | 1     | 0     | 1     | 0   |
| 6   | 1     | 1     | 0     | x   |
| 7   | 1     | 1     | 1     | x   |





### K-map Simplification

CLR


|       |                | $Q_1'Q_0'$     | $Q_1'Q_0$      | $Q_1Q_0'$      | $Q_1Q_0$       |
|-------|----------------|----------------|----------------|----------------|----------------|
|       |                | $Q_2'$         | 1 <sub>0</sub> | 1 <sub>1</sub> | 1 <sub>3</sub> |
| $Q_2$ | 1 <sub>4</sub> | 0 <sub>5</sub> | X <sub>7</sub> | X <sub>6</sub> |                |
|       |                |                |                |                |                |

$$CLR' = Q_2Q_0$$

$$CLR = (CLR')' = (Q_2Q_0)'$$



| $CLK\ P$ | $Q_2$ | $Q_1$ | $Q_0$ |
|----------|-------|-------|-------|
| 0        | 0     | 0     | 0     |
| 1        | 0     | 0     | 1     |
| 2        | 0     | 1     | 0     |
| 3        | 0     | 1     | 1     |
| 4        | 1     | 0     | 0     |
| 5        | 1     | 0     | 1     |
| 6        | 1     | 1     | 0     |
| 7        | 1     | 1     | 1     |



## Comparison between Asynchronous counters & Synchronous counters:

| <u>Asynchronous Counters</u>                                                                                                                                                                                                     | <u>Synchronous Counters.</u>                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| 1. In Asynchronous counters, the flip flop o/p drives the clock of next flip flop. i.e the o/p of 1st flip flop drives the clock for second flip flop, & o/p of 2 <sup>nd</sup> flip flop drives the clock for 3 <sup>rd</sup> . | 1. In Synchronous counters, there is no connection between the o/p of 1 <sup>st</sup> flip flop & clock input of next.      |
| 2. All flip flops are not clocked simultaneously.                                                                                                                                                                                | 2. All flip flops are clocked simultaneously.                                                                               |
| 3. Design & Implementation is very simple even for more number of states.                                                                                                                                                        | 3. Design & Implementation is complex as no. of states increases.<br>i.e Excitation tables, flip flop <sup>regu</sup> i/p's |
| 4. Low speed.                                                                                                                                                                                                                    | 4. High speed.<br>i.e all flip flops are clocked simultaneously.                                                            |