



Year / Semester: **III B.Tech VI Semester**

Regulation: **R23**

Subject and Code: **VLSI DESIGN – 23ECE363T**

**SYLLABUS**

**UNIT 1 - INTRODUCTION TO IC TECHNOLOGY & ELECTRICAL PROPERTIES (9)**

Introduction: Brief Introduction to IC technology MOS, PMOS, NMOS, CMOS & BiCMOS Technologies. Basic Electrical Properties of MOS and BiCMOS Circuits:  $I_{DS} - V_{DS}$  relationships, MOS transistor Threshold Voltage, figure of merit, Transconductance, Pass transistor, NMOS Inverter, Various pull ups, CMOS Inverter analysis and design, Bi-CMOS Inverters

**UNIT 2 - VLSI CIRCUIT DESIGN PROCESSES (9)**

VLSI Circuit Design Processes: VLSI Design Flow, MOS Layers, Stick Diagrams, Design Rules and Layout, Lambda( $\lambda$ )-based design rules for wires, contacts and Transistors, Layout Diagrams for NMOS and CMOS Inverters and Gates, Scaling of MOS circuits, Limitations of Scaling.

**UNIT 3 - GATE LEVEL DESIGN & BASIC CIRCUIT CONCEPTS (9)**

Gate level Design: Logic gates and other complex gates, Switch logic, Alternate gate circuits. Basic Circuit Concepts: Sheet Resistance  $R_s$  and its concepts to MOS, Area Capacitances calculations, Inverter Delays, Driving large Capacitive Loads, Wiring Capacitances, Fan-in and fan-out

**UNIT 4 - SUBSYSTEM DESIGN & VLSI DESIGN STYLES (9)**

Subsystem Design: Shifters, Adders, ALUs, Multipliers, Parity generators, Comparators, Counters. VLSI Design styles: Full-custom, Standard Cells, Gate-arrays, FPGAs, CPLDs and Design Approach for Full-custom and Semi-custom devices, parameters influencing low power design.

**UNIT 5 - CMOS TESTING (9)**

CMOS Testing: Need for testing, Design for testability - built in self-test (BIST) – testing combinational logic –testing sequential logic – practical design for test guidelines – scan design techniques.



SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES  
(AUTONOMOUS)

QUESTION BANK

Year / Semester: **III B.Tech VI Semester**

Regulation: **R23**

Subject and Code: **VLSI DESIGN – 23ECE363T**

**Max Marks: 10**

S.No.	CO	Questions	BT
<b>Unit I: (Introduction to IC Technology &amp; Electrical Properties)</b>			
1	1	a. Explain MOS, PMOS, NMOS and CMOS technologies. b. Compare MOS and BiCMOS technologies.	<b>L4</b>
2	1	Explain IDS–VDS characteristics of MOS transistor.	<b>L3</b>
3	1	Describe threshold voltage and transconductance of MOSFET.	<b>L4</b>
4	1	Explain figure of merit of MOS transistor.	<b>L3</b>
5	1	Analyse the operation of NMOS inverter with diagram	<b>L5</b>
6	1	Explain CMOS inverter operation and its advantages	<b>L4</b>
7	1	Discuss various pull-up configurations in MOS circuits.	<b>L3</b>
8	1	Evaluate CMOS inverter performance parameters.	<b>L5</b>
9	1	Explain pass transistor logic and its limitations.	<b>L4</b>
10	1	Describe Bi-CMOS inverter with circuit diagram.	<b>L3</b>
11	1	Compare NMOS, CMOS and BiCMOS inverters.	<b>L3</b>



SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES  
(AUTONOMOUS)

QUESTION BANK

Year / Semester: **III B.Tech VI Semester**

Regulation: **R23**

Subject and Code: **VLSI DESIGN – 23ECE363T**

S.No.	CO	Questions	BT
<b>Unit II: (VLSI Circuit Design Processes)</b>			
1	2	Explain the VLSI design flow and discuss MOS layers used in fabrication.	<b>L4</b>
2	2	Explain stick diagrams and their significance	<b>L3</b>
3	2	Describe lambda-based design rules.	<b>L4</b>
4	2	Explain layout design rules for contacts and wires.	<b>L3</b>
5	2	Evaluate scaling issues in VLSI technology.	<b>L5</b>
6	2	Explain layout diagrams for NMOS inverters.	<b>L4</b>
7	2	Explain layout diagrams for CMOS gates.	<b>L3</b>
8	2	Analyse limitations of scaling in VLSI.	<b>L5</b>
9	2	Explain fabrication steps of MOS circuits.	<b>L4</b>
10	2	Discuss design rule checking and verification.	<b>L3</b>
11	2	Explain advantages of stick diagram before layout.	<b>L4</b>



SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES  
(AUTONOMOUS)

QUESTION BANK

Year / Semester: **III B.Tech VI Semester**

Regulation: **R23**

Subject and Code: **VLSI DESIGN – 23ECE363T**

S.No.	CO	Questions	BT
<b>Unit III: (Unit Name)</b>			
1	3	a.Explain switch logic implementation of gates and alternate gate circuits.	<b>L4</b>
2	3	Explain sheet resistance concept in MOS circuits.	<b>L3</b>
3	3	Describe area capacitance and its effects.	<b>L4</b>
4	3	Explain wiring capacitances in VLSI circuits.	<b>L3</b>
5	3	Evaluate delay in CMOS inverter.	<b>L5</b>
6	3	Explain methods to drive large capacitive loads.	<b>L4</b>
7	3	Explain fan-in and fan-out effects in digital circuits.	<b>L3</b>
8	3	Analyse propagation delay in MOS circuits.	<b>L5</b>
9	3	Explain RC delay model for interconnects.	<b>L4</b>
10	3	Discuss power dissipation in CMOS circuits.	<b>L3</b>
11	3	Compare static and dynamic performance of CMOS.	<b>L3</b>



SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES  
(AUTONOMOUS)

QUESTION BANK

Year / Semester: **III B.Tech VI Semester**

Regulation: **R23**

Subject and Code: **VLSI DESIGN – 23ECE363T**

S.No.	CO	Questions	BT
<b>Unit IV: (Subsystem Design &amp; VLSI Design Styles)</b>			
1	4	Explain shifter circuits and parity generators.	<b>L4</b>
2	4	Explain CMOS adder circuits.	<b>L3</b>
3	4	Describe multiplier architecture in VLSI.	<b>L4</b>
4	4	Explain comparator circuits with diagram.	<b>L3</b>
5	4	Evaluate ALU design considerations.	<b>L5</b>
6	4	Explain different counter implementations.	<b>L4</b>
7	4	Discuss full-custom design methodology.	<b>L3</b>
8	4	Analyse standard cell design approach	<b>L5</b>
9	4	Explain FPGA and CPLD based design.	<b>L4</b>
10	4	Discuss gate-array based design approach.	<b>L3</b>
11	4	Explain low power design parameters.	<b>L3</b>



SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES  
(AUTONOMOUS)

QUESTION BANK

Year / Semester: **III B.Tech VI Semester**

Regulation: **R23**

Subject and Code: **VLSI DESIGN – 23ECE363T**

S.No.	CO	Questions	BT
<b>Unit V: (CMOS Testing)</b>			
1	5	Explain need for testing in VLSI and fault models.	<b>L4</b>
2	5	Explain design for testability concepts	<b>L3</b>
3	5	Describe Built-In Self Test (BIST).	<b>L4</b>
4	5	Explain testing of combinational logic.	<b>L3</b>
5	5	Evaluate sequential circuit testing methods.	<b>L5</b>
6	5	Explain scan design techniques.	<b>L4</b>
7	5	Discuss test pattern generation methods.	<b>L3</b>
8	5	Analyse fault coverage metrics.	<b>L5</b>
9	5	Explain boundary scan testing.	<b>L4</b>
10	5	Discuss practical test guidelines.	<b>L3</b>
11	5	Explain advantages of DFT techniques.	<b>L3</b>

Remembering Understanding Applying Analyzing Evaluating Creating